KM44C1000D, KM44V1000D
|
|
- Anna Lang
- 5 years ago
- Views:
Transcription
1 1M x 4Bit CMOS Dynamic RAM with Fast Page Mode DESCRIPTION This is a family of 1,048,576 x 4bit Fast Page Mode s. Fast Page Mode offers high speed random access of memory cells within the same row. Power supply voltage (+5V or +3.3V), access time (-5, -6 or -7), power consumption(normal or Low power), and package type (SOJ or TSOP-II) are optional features of this family. All of this family have CAS-before-RAS refresh, RAS-only refresh and Hidden refresh capabilities. Furthermore, self-refresh operation is available in 3.3V Low power version. This 1Mx4 Fast Page Mode DRAM family is fabricated using Samsung s advanced CMOS process to realize high band-width, low power consumption and high reliability. It may be used as main memory for main frames and mini computers, personal computer and high performance microprocessor systems. FEATURES Part Identification - KM44C1000D/D-L(5V, 1K Ref.) - KM44V1000D/D-L(3.3V, 1K Ref.) Active Power Dissipation Speed 3.3V 5V Unit : mw Fast Page Mode operation CAS-before-RAS refresh capability RAS-only and Hidden refresh capability Self-refresh capability (3.3V, L-ver only) Fast parallel test mode capability TTL(5V)/LVTTL(3.3V) compatible inputs and outputs Early write or output enable controlled write JEDEC Standard pinout Available in 26(20)-pin SOJ 300mil and TSOP(II) 300mil packages Single +5V±10% power supply(5v product) Single +3.3V±0.3V power supply(3.3v product) FUNCTIONAL BLOCK DIAGRAM Refresh Cycles Part NO. Refresh cycle Refresh Period Normal L-ver RAS CAS W Control Clocks VBB Generator Vcc Vss KM44C1000D KM44V1000D Performance Range 1K 16ms 128ms Speed trac tcac trc tpc Remark -5 50ns 15ns 90ns 35ns 5V only -6 60ns 15ns 110n 40ns 5V/3.3V -7 70ns 20ns 130n 45ns 5V/3.3V A0~A9 Refresh Timer Refresh Control Refresh Counter Row Address Buffer Col. Address Buffer Row Decoder Memory Array 1,048,576 x4 Cells Column Decoder Sense Amps & I/O Data in Buffer Data out Buffer OE DQ0 to DQ3 SAMSUNG ELECTRONICS CO., LTD. reserves the right to change products and specifications without notice.
2 PIN CONFIGURATION (Top Views) KM44C/V1000DJ KM44C/V1000DT DQ0 DQ1 W RAS A VSS DQ3 DQ2 CAS OE DQ0 DQ1 W RAS A VSS DQ3 DQ2 CAS OE A0 A1 A2 A3 VCC A8 A7 A6 A5 A4 A0 A1 A2 A3 VCC A8 A7 A6 A5 A4 ( SOJ ) ( TSOP-II ) Pin Name A0 - A9 DQ0-3 VSS RAS CAS W OE VCC Pin function Address Inputs Data In/out Ground Row Address Strobe Column Address Strobe Read/Write Input Data Output Enable Power(+5V) Power(+3.3V)
3 ABSOLUTE MAXIMUM RATINGS Parameter Symbol Rating 3.3V 5V Voltage on any pin relative to VSS VIN,VOUT -0.5 to to +7.0 V Voltage on VCC supply relative to VSS VCC -0.5 to to +7.0 V Storage Temperature Tstg -55 to to +150 C Power Dissipation PD mw Short Circuit Output Current IOS * Permanent device damage may occur if "ABSOLUTE MAXIMUM RATINGS" are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Units RECOMMENDED OPERATING CONDITIONS (Voltage referenced to Vss, TA= 0 to 70 C) Parameter Symbol *1 : VCC +1.3V/15ns(3.3V), VCC +2.0V/20ns(5V), Pulse width is measured at VCC *2 : - 1.3V/15ns(3.3V), - 2.0V/20ns(5V), Pulse width is measured at VSS 3.3V 5V Min Typ Max Min Typ Max Supply Voltage VCC V Ground VSS V Input High Voltage VIH VCC+0.3 * VCC+1.0 *1 V Input Low Voltage 0.3 * *2-0.8 V Units DC AND OPERATING CHARACTERISTICS (Recommended operating conditions unless otherwise noted.) Parameter Symbol Min Max Units 3.3V Input Leakage Current (Any input 0 VIN VCC+0.3V, all other input pins not under test=0 Volt) Output Leakage Current (Data out is disabled, 0V VOUT VCC) II(L) -5 5 ua IO(L) -5 5 ua Output High Voltage Level(IOH=-2) VOH V Output Low Voltage Level(IOL=2) VOL V 5V Input Leakage Current (Any input 0 VIN VCC+0.5V, all other input pins not under test=0 Volt) Output Leakage Current (Data out is disabled, 0V VOUT VCC) II(L) -5 5 ua IO(L) -5 5 ua Output High Voltage Level(IOH=-5) VOH V Output Low Voltage Level(IOL=4.2) VOL V
4 DC AND OPERATING CHARACTERISTICS (Recommend operating conditions unless otherwise noted.) Symbol Power Speed KM44V1000D Max KM44C1000D Units ICC1 Don t Care ICC2 Don t Care Don t Care 1 2 ICC3 Don t Care ICC4 Don t Care ICC5 Normal L Don t Care ua ICC6 Don t Care ICC7 L Don t Care ua ICCS L Don t Care ua ICC1* : Operating Current (RAS and CAS ICC2 : Standby Current (RAS=CAS=W=VIH) ICC3* : RAS-only Refresh Current (CAS=VIH, RAS, Address ICC4* : Fast Page Mode Current (RAS=VIL, CAS, Address ICC5 : Standby Current (RAS=CAS=W=VCC-0.2V) ICC6* : CAS-Before-RAS Refresh Current (RAS and CAS ICC7 : Battery back-up current, Average power supply current, Battery back-up mode Input high voltage(vih)=vcc-0.2v, Input low voltage(vil)=0.2v, CAS=0.2V, DQ=Don t Care, TRC=125us(L-ver.), TRAS=TRASmin~300ns ICCS : Self refresh current RAS=CAS=VIL, W=OE =A0 ~ A9=VCC-0.2V or 0.2V DQ0 ~ DQ3=VCC-0.2V, 0.2V or OPEN *Note : ICC1, ICC3, ICC4 and ICC6 are dependent on output loading and cycle rates. Specified values are obtained with the output open. ICC is specified as an average current. In ICC1, ICC3 ICC6 and ICC7, address can be changed maximum once while RAS=VIL. In ICC4, address can be changed maximum once within one fast page mode cycle time, tpc.
5 CAPACITANCE (TA=25 C, VCC=5V or 3.3V, f=1mhz) Parameter Symbol Min Max Units Input capacitance [A0 ~ A9] CIN1-5 pf Input capacitance [RAS, CAS, W, OE] CIN2-7 pf Output capacitance [DQ0 - DQ3] CDQ - 7 pf AC CHARACTERISTICS (0 C T 70 C, See note 1,2) Test condition (5V device) : VCC=5.0V±10%, Vih/Vil=2.4/0.8V, Voh/Vol=2.4/0.4V Test condition (3.3V device) : VCC=3.3V±0.3V, Vih/Vil=2.2/0.7V, Voh/Vol=2.0/0.8V Parameter Symbol -5 *1-6 7 Units Notes Min Max Min Max Min Max Random read or write cycle time trc ns Read-modify-write cycle time trwc ns Access time from RAS trac ns 3,4,10 Access time from CAS tcac ns 3,4,5 Access time from column address taa ns 3,10 CAS to output in Low-Z tclz ns 3 Output buffer turn-off delay toff ns 6 Transition time (rise and fall) tt ns 2 RAS precharge time ns RAS pulse width 50 10K 60 10K 70 10K ns RAS hold time trsh ns CAS hold time tcsh ns CAS pulse width 15 10K 15 10K 20 10K ns RAS to CAS delay time trcd ns 4 RAS to column address delay time trad ns 10 CAS to RAS precharge time ns Row address set-up time tasr ns Row address hold time trah ns Column address set-up time tasc ns Column address hold time ns Column address to RAS lead time tral ns Read command set-up time trcs ns Read command hold time referenced to CAS trch ns 8 Read command hold time referenced to RAS trrh ns Write command hold time twch ns Write command pulse width ns Write command to RAS lead time trwl ns Write command to CAS lead time tcwl ns Note) *1 : 5V only
6 AC CHARACTERISTICS (0 C TA 70 C, See note 2) Note) *1 : 5V only Parameter Symbol -5 * Units Notes Min Max Min Max Min Max Data set-up time tds ns 9 Data hold time tdh ns 9 Refresh period (Normal) tref ms Refresh period (L-ver) tref ms Write command set-up time twcs ns 7 CAS to W delay time tcwd ns 7 RAS to W delay time trwd ns 7 Column address to W delay time tawd ns 7 CAS precharge to W delay time tcpwd ns 7 CAS set-up time (CAS-before-RAS refresh) tcsr ns CAS hold time (CAS-before-RAS refresh) tchr ns RAS to CAS precharge time C ns CAS precharge time (C-B-R counter test cycle) tcpt ns Access time from CAS precharge tcpa ns 3 Fast Page mode cycle time tpc ns Fast Page read-modify-write cycle time tprwc ns CAS precharge time (Fast Page cycle) tcp ns RAS pulse width (Fast Page cycle) P K K K ns RAS hold time from CAS precharge trhcp ns OE access time toea ns OE to data delay toed ns Out put buffer turn off delay time from OE toez ns 6 OE command hold time toeh ns Write command set-up time (Test mode in) twts ns Write command hold time (Test mode in) twth ns W to RAS precharge time (C-B-R refresh) twrp ns W to RAS hold time (C-B-R refresh) twrh ns RAS pulse width (C-B-R self refresh) S us 14,15,16 RAS precharge time (C-B-R self refresh) S ns 14,15,16 CAS Hold time (C-B-R self refresh) tchs ns 14,15,16
7 TEST MODE CYCLE ( Note 11 ) Parameter Symbol -5 * Min Max Min Max Min Max Units Notes Random read or write cycle time trc ns Read-modify-write cycle time trwc ns Access time from RAS trac ns 3,4,10 Access time from CAS tcac ns 3,4,5 Access time from column address taa ns 3,10 RAS pulse width 55 10K 65 10K 75 10K ns CAS pulse width 18 10K 20 10K 25 10K ns RAS hold time trsh ns CAS hold time tcsh ns Column Address to RAS lead time tral ns CAS to W delay time tcwd ns 7 RAS to W delay time trwd ns 7 Column Address to W delay time tawd ns 7 Fast Page mode cycle time tpc ns Fast Page mode read-modify-write cycle tprwc ns RAS pulse width (Fast Page cycle) P K K K ns Access time from CAS precharge tcpa ns 3 OE access time toea ns OE to data delay toed ns OE command hold time toeh ns Note) *1 : 5V only
8 NOTES 1. An initial pause of 200us is required after power-up followed by any 8 RAS-only refresh or CAS-before-RAS refresh cycles before proper device operation is achieved. 2. VIH(min) and VIL(max) are reference levels for measuring timing of input signals. Transition times are measured between VIH(min) and VIL(max) and are assumed to be 5ns for all inputs. 3. Measured with a load equivalent to 2 TTL(5V)/1 TTL(3.3V) loads and 100pF. 4. Operation within the trcd(max) limit insures that trac(max) can be met. trcd(max) is specified as a reference point only. If trcd is greater than the specified trcd(max) limit, then access time is controlled exclusively by tcac. 5. Assumes that trcd trcd(max). 6. This parameter defines the time at which the output achieves the open circuit condition and is not referenced to Voh or Vol. 7. twcs, trwd, tcwd, tawd and tcpwd are non restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs twcs(min), the cycle is an early write cycle and the data output will remain high impedance for the duration of the cycle. If tcwd tcwd(min), trwd trwd(min), tawd tawd(min) and tcpwd tcpwd(min) then the cycle is a read-modify-write cycle and the data output will contain the data read from the selected address. If neither of the above conditions is satisfied, the condition of the data out is indeterminate. 8. Either trch or trrh must be satisfied for a read cycle. 9. These parameters are referenced to CAS falling edge in early write cycles and to W falling edge in read-modify-write cycles. 10. Operation within the trad(max) limit insures that trac(max) can be met. trad(max) is specified as a reference point only. If trad is greater than the specified trad(max) limit, then access time is controlled by taa. 11. These specifiecations are applied in the test mode. 12. In test mode read cycle, the value of trac, taa, tcac is delayed by 2ns to 5ns for the specified values. These parameters should be specified in test mode cycles by adding the above value to the specified value in this data sheet. 13. toff(max) defines the time at which the output achieves the open circuit condition and are not referenced to output voltage level. 14. If S 100us, then RAS precharge time must use S instead of. 15. For RAS-only refresh and burst CAS-before-RAS refresh mode, 1024(1K) cycle of burst refresh must be executed within 16ms before and after self refresh, in order to meet refresh specification. 16. For distributed CAS-before-RAS with 15.6us interval, CAS-before-RAS refresh should be executed with in 15.6us immediately before and after self refresh in order to meet refresh specification.
9 READ CYCLE trc tcsh ROW trad trcd tasr trah tasc trsh tral trcs trch trrh toff taa toez OE VIH - toea tcac VOH - VOL - OPEN trac tclz DATA-OUT
10 WRITE CYCLE ( EARLY WRITE ) NOTE : DOUT = OPEN trc tcsh trcd trsh ROW trad tasr trah tasc tral tcwl trwl twcs twch OE VIH - VIH - tds tdh
11 WRITE CYCLE ( OE CONTROLLED WRITE ) NOTE : DOUT = OPEN trc tcsh ROW trad trcd tasr trah tasc trsh tral tcwl trwl OE VIH - toed toeh VIH - tds tdh
12 READ - MODIFY - WRTIE CYCLE trwc trad trcd trsh tasr trah tasc ROW ADDR tcsh tawd tcwd tcwl trwl trwd OE VIH - toea tclz VI/OH - VI/OL - tcac taa trac toed toez DATA-OUT tds tdh
13 FAST PAGE READ CYCLE P trhcp tasr ROW ADDR trad tasc trah trcd trcs tcsh trch tcp tasc tpc tasc trcs tcp trcs trsh tral trch trrh tcac tcac tcac OE VIH - toea toea toea VOH - VOL - trac tclz taa taa toff tclz toez DATA-OUT toff tclz toez DATA-OUT taa DATA-OUT toff toez
14 FAST PAGE WRITE CYCLE ( EARLY WRITE ) NOTE : DOUT = OPEN P trhcp tasr ROW ADDR trad trah trcd tasc tcsh tpc tcp tasc tpc tcp tasc tral trsh twcs twch twcs twch twcs twch OE VIH - tcwl tcwl tcwl trwl VIH - tds tdh tds tdh tds tdh
15 FAST PAGE READ - MODIFY - WRITE CYCLE tcsh P tasr ROW ADDR trcd trad trah tasc COL. ADDR tcp tasc COL. ADDR trsh tprwc tral trcs tcwl tcwl trwl tcwd tcwd tawd tawd trwd tcpwd OE VIH - VI/OH - toea tcac taa trac toez toed tds tdh toea tcac taa toed toez tdh tds VI/OL - tclz tclz DATA-OUT DATA-OUT
16 RAS - ONLY REFRESH CYCLE NOTE : W, OE, DIN = DOUT = OPEN trc C tasr trah ROW ADDR CAS - BEFORE - RAS REFRESH CYCLE NOTE : OE, A = trc C tcp tcsr tchr C twrp twrh VOH - VOL - toff OPEN
17 HIDDEN REFRESH CYCLE ( READ ) trc trc trad trcd trsh tchr tasr trah tasc ROW trcs tral twrh taa OE VIH - toea tcac toff VOH - VOL - OPEN trac tclz toez DATA-OUT
18 HIDDEN REFRESH CYCLE ( WRITE ) NOTE : DOUT = OPEN trc trc trad trcd trsh tchr tasr trah tasc ROW twcs tral twch twrh twrp OE VIH - VIH - tds tdh
19 CAS-BEFORE-RAS REFRESH COUNTER TEST CYCLE tcsr tchr tcpt trsh tral tasc READ CYCLE VIH - W twrp twrh trcs taa tcac trrh trch VIH - OE VOH - VOL - WRITE CYCLE VIH - W OE VIH - twrp twrh tclz twcs toea trwl tcwl twch toez DATA-OUT toff VIH - tds tdh READ-MODIFY-WRITE VIH - OE twrp twrh trcs taa tawd tcwd tcac toea toed tcwl trwl tdh tclz toez tds VI/OH - VI/OL - DATA-OUT
20 CAS - BEFORE - RAS SELF REFRESH CYCLE NOTE : OE, A = C S S C tcp tchs tcsr VOH - VOL - toff OPEN twrp twrh TEST MODE IN CYCLE NOTE : OE, A = trc C tcp tcsr tchr C twts twth VOH - VOL - toff OPEN
21 PACKAGE DIMENSION 26(20) SOJ 300mil Units : Inches (millimeters) #26(20) (8.39) (8.63) (7.62) (6.61) (7.11) (0.15) (0.30) (17.55) MAX (17.03) (17.27) (3.76) MAX (0.69) MIN (0.95) (1.27) (0.66) (0.81) (0.38) (0.53) 26(20) TSOP(II) 300mil Units : Inches (millimeters) (9.02) (9.42) (7.62) (0.10) (0.25) (17.54) MAX (17.04) (17.24) (1.20) MAX (0.25) TYP (0.95) (1.27) (0.05) MIN (0.30) (0.50) (0.45) (0.75) O 0~8
1M x 16Bit CMOS Dynamic RAM with Fast Page Mode DESCRIPTION
KM46C0B, KM46C00B KM46V0B, KM46V00B M x 6Bit CMOS Dynamic RAM with Fast Page Mode DESCRIPTION This is a family of,048,576 x 6 bit Fast Page Mode s. Fast Page Mode offers high speed random access of memory
More informationKM416C4004C, KM416C4104C
4M x 16bit CMOS Dynamic RAM with Extended Data Out DESCRIPTION This is a family of 4,194,304 x 16 bit Extended Data Out Mode s. Extended Data Out Mode offers high speed random access of memory cells within
More informationA426316B Series 64K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE. Document Title 64K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE.
64K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE Document Title 64K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE Revision History Rev. No. History Issue Date Remark 0.0 Initial issue November 15, 2000 Preliminary
More informationRev. No. History Issue Date Remark
64K X 16 CMOS DYNAMIC RAM WITH FAST PAGE MODE Document Title 64K X 16 CMOS DYNAMIC RAM WITH FAST PAGE MODE Revision History Rev. No. History Issue Date Remark 0.0 Initial issue November 15, 2000 Preliminary
More informationFEATURES. EDC X4-66VB8 DRAM DIMM 32MX72 Buffered EDO DIMM based on 16MX4, 8K Refresh, 3.3V DRAMs
EDC3272-16X4-66VB8 DRAM DIMM 32MX72 Buffered EDO DIMM based on 16MX4, 8K Refresh, 3.3V DRAMs GENERAL DESCRIPTION The Advantage EDC3272-16X4-66VB8 is a JEDEC standard 32MX72 bit Dynamic RAM high density
More informationFEATURES Row Access Time Column Access Time Random Read/Write Cycle Time Page Mode Cycle Time
E DRAM DIMM 16MX72 Nonbuffered EDO DIMM based on 8MX8, 4K Refresh, 3.3V DRAMs GENERAL DESCRIPTION The Advantage E is a JEDEC standard 16MX72 bit Dynamic RAM high density memory module. The Advantage EDC1672-8X8-66VNBS4
More informationTMS418160A BY 16-BIT DYNAMIC RANDOM-ACCESS MEMORY
This data sheet is applicable to TMS418160As symbolized by Revision E and subsequent revisions as described in the device symbolization section. Organization...1048576 by 16 Bits Single 5-V Power Supply
More information16 Meg FPM DRAM AS4LC4M4. 4M x 4 CMOS DRAM WITH FAST PAGE MODE, 3.3V PIN ASSIGNMENT ACTIVE POWER DISSIPATION PERFORMANCE RANGE
4M x 4 CMOS DRAM WITH FAST PAGE MODE, 3.3V PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS MIL-STD-883 FEATURES Fast Page Mode Operation CAS\-before-RAS\ Refresh Capability RAS\-only and
More informationTMS416160, TMS416160P, TMS418160, TMS418160P TMS426160, TMS426160P, TMS428160, TMS428160P WORD BY 16-BIT HIGH-SPEED DRAMS
Organization...1048576 16 Single Power Supply (5 V or 3.3 V) Performance Ranges: ACCESS ACCESS ACCESS TMS416160, TMS416160P, TMS418160, TMS418160P READ OR TIME TIME TIME RITE trac tcac taa CYCLE MAX MAX
More information512Mb B-die SDRAM Specification
512Mb B-die SDRAM Specification 54 TSOP-II with Pb-Free (RoHS compliant) Revision 1.1 August 2004 * Samsung Electronics reserves the right to change products or specification without notice. Revision History
More informationRevision No. History Draft Date Remark. 0.1 Initial Draft Jan Preliminary. 1.0 Final Version Apr. 2007
64Mb Synchronous DRAM based on 1M x 4Bank x16 I/O Document Title 4Bank x 1M x 16bits Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Jan. 2007 Preliminary 1.0
More information256Mb E-die SDRAM Specification
256Mb E-die SDRAM Specification Revision 1.5 May 2004 * Samsung Electronics reserves the right to change products or specification without notice. Revision History Revision 1.0 (May. 2003) - First release.
More information128Mb F-die SDRAM Specification
128Mb F-die SDRAM Specification Revision 0.2 November. 2003 * Samsung Electronics reserves the right to change products or specification without notice. Revision History Revision 0.0 (Agust, 2003) - First
More information128Mb E-die SDRAM Specification
128Mb E-die SDRAM Specification Revision 1.2 May. 2003 * Samsung Electronics reserves the right to change products or specification without notice. Revision History Revision 1.0 (Nov. 2002) - First release.
More informationRevision History Revision 0.0 (October, 2003) Target spec release Revision 1.0 (November, 2003) Revision 1.0 spec release Revision 1.1 (December, 2003
16Mb H-die SDRAM Specification 50 TSOP-II with Pb-Free (RoHS compliant) Revision 1.4 August 2004 Samsung Electronics reserves the right to change products or specification without notice. Revision History
More informationPart No. Clock Frequency Power Organization Interface Package. Normal. Low power
4 Banks x 2M x 8Bit Synchronous DRAM DESCRIPTION The Hynix HY57V64820HG is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and
More informationPart No. Clock Frequency Power Organization Interface Package. Normal. Low power
4 Banks x 4M x 4Bit Synchronous DRAM DESCRIPTION The Hynix HY57V654020B is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and
More informationRevision No. History Draft Date Remark. 1.0 First Version Release Dec Corrected PIN ASSIGNMENT A12 to NC Jan. 2005
128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O Document Title 4Bank x 2M x 16bits Synchronous DRAM Revision History Revision No. History Draft Date Remark 1.0 First Version Release Dec. 2004 1.1 1.
More informationAS4C256K16E0. 5V 256K 16 CMOS DRAM (EDO) Features. Pin designation. Pin arrangement. Selection guide
5V 256K 16 CMOS DRAM (EDO) Features Organization: 262,144 words 16 bits High speed - 30/35/50 ns access time - 16/18/25 ns column address access time - 7/10/10/10 ns CAS access time Low power consumption
More informationRevision No. History Draft Date Remark. 0.1 Initial Draft Jul Preliminary. 1.0 Release Aug. 2009
128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O Document Title 4Bank x 2M x 16bits Synchronous DRAM Revision History Revision No. History Draft Date Remark 0.1 Initial Draft Jul. 2009 Preliminary 1.0
More informationPart No. Clock Frequency Power Organization Interface Package. Normal. 4Banks x 2Mbits x8. Low power
4 Banks x 2M x 8Bit Synchronous DRAM DESCRIPTION The Hyundai HY57V658020A is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and
More informationAuto refresh and self refresh refresh cycles / 64ms. Programmable CAS Latency ; 2, 3 Clocks
4 Banks x 1M x 16Bit Synchronous DRAM DESCRIPTION The Hynix HY57V641620HG is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and
More informationHY57V281620HC(L/S)T-S
4 Banks x 2M x 16bits Synchronous DRAM DESCRIPTION The Hynix HY57V281620HC(L/S)T is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density
More informationHY62WT08081E Series 32Kx8bit CMOS SRAM
32Kx8bit CMOS SRAM Document Title 32K x8 bit 2.7~5.5V Low Power Slow SRAM Revision History Revision No History Draft Date Remark 00 Initial Feb.05.2001 Preliminary 01 Revised Feb.13.2001 Final - Change
More informationPart No. Clock Frequency Power Organization Interface Package. Normal. Low power
4 Banks x 4M x 16Bit Synchronous DRAM DESCRIPTION The HY57V561620C is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and high
More informationHY57V561620C(L)T(P)-S
4 Banks x 4M x 16Bit Synchronous DRAM DESCRIPTION The HY57V561620C(L)T(P) Series is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density
More informationHY57V561620B(L/S)T 4 Banks x 4M x 16Bit Synchronous DRAM
4 Banks x 4M x 16Bit Synchronous DRAM Doucment Title 4 Bank x 4M x 16Bit Synchronous DRAM Revision History Revision No. History Draft Date Remark 1.4 143MHz Speed Added July 14. 2003 This document is a
More information512Mb D-die SDRAM Specification
512Mb D-die SDRAM Specification 54 TSOP-II with Pb-Free (RoHS compliant) INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS
More informationPart No. Clock Frequency Organization Interface Package
2 Banks x 512K x 16 Bit Synchronous DRAM DESCRIPTION THE Hynix HY57V161610E is a 16,777,216-bits CMOS Synchronous DRAM, ideally suited for the main memory and graphic applications which require large memory
More informationHY5V56D(L/S)FP. Revision History. No. History Draft Date Remark. 0.1 Defined Target Spec. May Rev. 0.1 / Jan
Revision History No. History Draft Date Remark 0.1 Defined Target Spec. May 2003 Rev. 0.1 / Jan. 2005 1 Series 4 Banks x 4M x 16bits Synchronous DRAM DESCRIPTION The HY5V56D(L/S)FP is a 268,435,456bit
More informationHY62256A Series 32Kx8bit CMOS SRAM
32Kx8bit CMOS SRAM DESCRIPTION The HY62256A is a high-speed, low power and 32,786 x 8-bits CMOS Static Random Access Memory fabricated using Hyundai's high performance CMOS process technology. The HY62256A
More informationonlinecomponents.com
256Mb H-die SDRAM Specification INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT TO CHANGE WITHOUT NOTICE. NOTHING IN THIS DOCUMENT SHALL BE CONSTRUED AS GRANTING
More informationRev. No. History Issue Date Remark
8K X 8 BIT CMOS SRAM Document Title 8K X 8 BIT CMOS SRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue November 9, 2004 Preliminary 1.0 Remove non-pb-free package type July 3, 2006
More informationHY57V28420A. Revision History. Revision 1.1 (Dec. 2000)
Revision History Revision 1.1 (Dec. 2000) Eleminated -10 Bining product. Changed DC Characteristics-ll. - tck to 15ns from min in Test condition - -K IDD1 to 120mA from 110mA - -K IDD4 CL2 to 120mA from
More informationRev. No. History Issue Date Remark
32K X 8 BIT CMOS SRAM Document Title 32K X 8 BIT CMOS SRAM Revision History Rev. No. History Issue Date Remark 0.0 Initial issue February 2, 2001 Preliminary 0.1 Add ultra temp grade and 28-pin DIP package
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 LOW VOLTAGE CMOS STATIC RAM June 2005 FEATURES High-speed access times: -- 8, 10, 12, 15 ns Automatic power-down when chip is deselected CMOS low power operation -- 345 mw (max.) operating -- 7
More informationRevision No History Draft Date Remark. 10 Initial Revision History Insert Jul Final
128Kx8bit CMOS SRAM Document Title 128K x8 bit 5.0V Low Power CMOS slow SRAM Revision History Revision No History Draft Date Remark 10 Initial Revision History Insert Jul.14.2000 Final 11 Marking Information
More informationHY57V653220C 4 Banks x 512K x 32Bit Synchronous DRAM Target Spec.
4 Banks x 512K x 32Bit Synchronous DRAM Target Spec. DESCRIPTION The Hyundai HY57V653220B is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the memory applications which require wide data I/O
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
IS62C64 8K x 8 LOW POR CMOS STATIC RAM FEATURES CMOS low power operation 400 mw (max.) operating 25 mw (max.) standby Automatic power-down when chip is deselected TTL compatible interface levels Single
More informationI/O1 ~ I/O8 I/O9 ~ I/O16 I/O9 ~ I/O16 I/O1 ~ I/O8
Document Title 64Kx16 Bit High-Speed CMOS Static RAM(5.0V Operating). Operated at Commercial and Industrial Temperature Ranges. Revision History Rev. No. History Draft Data Remark Rev. 0.0 Initial release
More informationPRELIMINARY PRELIMINARY
Document Title 256Kx4 Bit (with ) High-Speed CMOS Static RAM(5.0V Operating). Revision History Rev. No. History Draft Data Remark Rev. 0.0 Rev. 0.1 Rev. 0.2 Initial release with Preliminary. Current modify
More informationI/O1 ~ I/O8 I/O9 ~ I/O16 I/O9 ~ I/O16 I/O1 ~ I/O8
Document Title 64Kx16 Bit High-Speed CMOS Static RAM(3.3V Operating) Operated at Commercial and Industrial Temperature Ranges. Revision History Rev. No. History Draft Data Remark Rev. 0.0 Initial release
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
8K x 8 HIGH-SPEED CMOS STATIC RAM OCTOBER 2006 FEATURES High-speed access time: 0 ns CMOS low power operation mw (typical) CMOS standby 25 mw (typical) operating TTL compatible interface levels Single
More informationLY K X 8 BIT LOW POWER CMOS SRAM
REVISION HISTORY Revision Description Issue Date Rev. 1.0. Initial Issue Jul.25.2004 Rev. 2.0. Revised Vcc Range(Vcc=4.5~5.5V => 2.7~5.5V) May.4.2005 Rev. 2.1. Revised ISB1 May.13.2005 Rev. 2.2 Adding
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
512K x 8 HIGH-SPEED CMOS STATIC RAM APRIL 2005 FEATURES High-speed access times: 10, 12 ns High-performance, low-power CMOS process Multiple center power and ground pins for greater noise immunity Easy
More information64Mb H-die SDRAM Specification
查询 K4S641632H-TC75 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 SDRAM 64Mb H-die (x4, x8, x16) 64Mb H-die SDRAM Specification Revision 1.4 November 2003 * Samsung Electronics reserves the right to change products or
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
256K x 8 HIGH-SPEED CMOS STATIC RAM APRIL 2008 FEATURES High-speed access time: 8, 10 ns Operating Current: 50mA (typ.) Standby Current: 700µA (typ.) Multiple center power and ground pins for greater noise
More informationUTRON UT K X 8 BIT LOW POWER CMOS SRAM
FEATURES GENERAL DESCRIPTION Access time : 35/70ns (max) Low power consumption: Operating : 60/40 ma (typical) Standby : 3mA (typical) normal ua (typical) L-version 1uA (typical) LL-version Single 5V power
More information256Mb J-die SDRAM Specification
256Mb J-die SDRAM Specification 54 TSOP-II with Lead-Free & Halogen-Free (RoHS compliant) Industrial Temp. -40 to 85 C INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS, AND IS SUBJECT
More information64K x 16 HIGH-SPEED CMOS STATIC RAM JUNE 2005
64K x 16 HIGH-SPEED CMOS STATIC RAM JUNE 2005 FEATURES IS61C6416AL and High-speed access time: 12 ns, 15ns Low Active Power: 175 mw (typical) Low Standby Power: 1 mw (typical) CMOS standby and High-speed
More informationHY57V561620(L)T 4Banks x 4M x 16Bit Synchronous DRAM
查询 HY57V561620 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 HY57V561620(L)T 4Banks x 4M x 16Bit Synchronous DRAM DESCRIPTION The HY57V561620T is a 268,435,456bit CMOS Synchronous DRAM, ideally suited for the main memory
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
128K x 8 LOW POR CMOS STATIC RAM DECEMBER 2003 FEATURES High-speed access time: 35, 70 ns Low active power: 450 mw (typical) Low standby power: 150 µw (typical) CMOS standby Output Enable (OE) and two
More informationLY K X 8 BIT LOW POWER CMOS SRAM
REVISION HISTORY Revision Description Issue Date Rev. 1.0. Initial Issue Jul.25.2004 Rev. 2.0. Revised Vcc Range(Vcc=4.5~5.5V => 2.7~5.5V) May.4.2005 Rev. 2.1. Revised ISB1 May.13.2005 Rev. 2.2 Adding
More informationDocument Title. Revision History. 256Kx16 bit Low Power and Low Voltage CMOS Static RAM. Draft Date. Revision No. History. Remark.
Document Title 256Kx16 bit Low Power and Low Voltage CMOS Static RAM Revision History Revision No History Draft Date Remark 0.0 Initial draft July 29, 2002 Preliminary 0.1 Revised - Added Commercial product
More informationCMOS STATIC RAM 1 MEG (128K x 8-BIT)
CMOS STATIC RAM 1 MEG (12K x -BIT) IDT71024 Integrated Device Technology, Inc. FEATURES: 12K x advanced high-speed CMOS static RAM Commercial (0 to 70 C), Industrial (-40 to 5 C) and Military (-55 to 125
More informationPart No. Max Freq. Interface Package K4M513233C-S(D)N/G/L/F75 133MHz(CL=3), 111MHz(CL=2)
4M x 32Bit x 4 Banks Mobile SDRAM in 90FBGA FEATURES 3.0V & 3.3V power supply. LVCMOS compatible with multiplexed address. Four banks operation. MRS cycle with address key programs. -. CAS latency (1,
More informationAuto refresh and self refresh refresh cycles / 64ms. Part No. Clock Frequency Power Organization Interface Package. Normal. 4Banks x 2Mbits x16
4 Banks x 2M x 16bits Synchronous DRAM DESCRIPTION The Hynix HY57V281620A is a 134,217,728bit CMOS Synchronous DRAM, ideally suited for the Mobile applications which require low power consumption and extended
More informationPart No. Max Freq. Interface Package
4M x 16Bit x 4 Banks Mobile SDRAM in 54FBGA FEATURES 1.8V power supply. LVCMOS compatible with multiplexed address. Four banks operation. MRS cycle with address key programs. -. CAS latency (1, 2 & 3).
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 HIGH-SPEED CMOS STATIC RAM OCTOBER 2006 FEATURES High-speed access time: 10, 12 ns CMOS Low Power Operation 1 mw (typical) CMOS standby 125 mw (typical) operating Fully static operation: no clock
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 HIGH-SPEED CMOS STATIC RAM AUGUST 2009 FEATURES High-speed access time: 10, 12, 15, 20 ns Low active power: 400 mw (typical) Low standby power 250 µw (typical) CMOS standby 55 mw (typical) TTL
More informationLY62L K X 8 BIT LOW POWER CMOS SRAM
REVISION HISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Jul.25.2004 Rev. 1.1 Adding PKG type : 32 SOP Mar.3.2006 Adding PKG type : 32 P-DIP Revised Test Condition of ISB1/IDR May.14.2007
More information16Mx72 bits PC100 SDRAM SO DIMM based on16mx8 SDRAM with LVTTL, 4 banks & 4K Refresh
16Mx72 bits PC100 SDRAM SO DIMM based on16mx8 SDRAM with LVTTL, 4 banks & 4K Refresh Preliminary DESCRIPTION The Hyundai are 16Mx72bits ECC Synchronous DRAM Modules composed of nine 16Mx8bit CMOS Synchronous
More informationCMOS SRAM. KM684000B Family. Document Title. Revision History. 512Kx8 bit Low Power CMOS Static RAM. Revision No. History. Remark. Draft Date 0.
Document Title 512Kx8 bit Low Power CMOS Static RAM Revision History Revision No. History Draft Date Remark 0.0 Initial Draft December 7, 1996 Advance 0.1 Revise - Changed Operating current by reticle
More informationIS65C256AL IS62C256AL
32K x 8 LOW POR CMOS STATIC RAM JULY 2007 FEATURES Access time: 25 ns, 45 ns Low active power: 200 mw (typical) Low standby power 150 µw (typical) CMOS standby 15 mw (typical) operating Fully static operation:
More informationpower and 32,786 x 8-bits and outputs -2.0V(min.) data fabricated using
查询 HY62256A 供应商 Data Sheet-sram/62256ald1 http://www.hea.com/hean2/sram/62256ald1.htm HY62256A-(I) Series 32Kx8bit CMOS SRAM Description Features The Fully static operation and HY62256A/HY62256A-I Tri-state
More informationDESCRIPTION DECODER I/O DATA CIRCUIT CONTROL CIRCUIT
IS62C1024 128K x 8 HIGH-SPEED CMOS STATIC RAM FEATURES High-speed access time: 35, 45, 55, 70 ns Low active power: 450 mw (typical) Low standby power: 500 µw (typical) CMOS standby Output Enable () and
More informationIDT CMOS Static RAM 1 Meg (256K x 4-Bit)
CMOS Static RAM 1 Meg (256K x 4-Bit) IDT71028 Features 256K x 4 advanced high-speed CMOS static RAM Equal access and cycle times Commercial and Industrial: 12/15/20ns One Chip Select plus one Output Enable
More information256Mb N-die SDRAM Industrial SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS WITHOUT NOTICE.
, May. 2010 K4S561632N 256Mb N-die SDRAM Industrial 54TSOP(II) with Lead-Free & Halogen-Free (RoHS compliant) datasheet SAMSUNG ELECTRONICS RESERVES THE RIGHT TO CHANGE PRODUCTS, INFORMATION AND SPECIFICATIONS
More informationLY62L K X 8 BIT LOW POWER CMOS SRAM
REVISION HISTORY Revision Description Issue Date Rev. 1.0 Initial Issue Feb.24.2010 Rev. 1.1 Revised PACKAGE OUTLINE DIMENSION in page 10 May.7.2010 Deleted WRITE CYCLE Notes : 1. WE#, CE# must be high
More informationIS61C25616AL IS61C25616AS IS64C25616AL IS64C25616AS
256K x 16 HIGH-SPEED CMOS STATIC RAM FEATURES HIGH SPEED: (IS61/64C25616AL) High-speed access time: 10ns, 12 ns Low Active Power: 150 mw (typical) Low Standby Power: 10 mw (typical) CMOS standby LOW POR:
More informationItem Previous Current 8ns 110mA 80mA. 10ns 90mA 65mA 12ns 80mA 55mA 15ns 70mA 45mA 8ns 130mA 100mA
Document Title 256Kx16 Bit High Speed Static RAM(3.3V Operating). Operated at Commercial and Industrial Temperature Ranges. Revision History Rev No. History Draft Data Remark Rev. 0.0 Initial release with
More informationDocument Title. Revision History. 32Kx8 bit Low Power CMOS Static RAM. Remark. History. Revision No. Draft Data. Design target. Initial draft 0.
Document Title 32Kx8 bit Low Power CMOS Static RAM Revision History Revision No History Draft Data Remark 0.0 Initial draft May 18, 1997 Design target 0.1 First revision - KM62256DL/DLI ISB1 = 100 50µA
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
64K x 16 HIGH-SPEED CMOS STATIC RAM OCTOBER 2006 FEATURES High-speed access time: 12 ns: 3.3V + 10% 15 ns: 2.5V-3.6V CMOS low power operation: 50 mw (typical) operating 25 µw (typical) standby TTL compatible
More informationAuto refresh and self refresh refresh cycles / 64ms. Part No. Clock Frequency Power Organization Interface Package. Normal. 4Banks x 1Mbits x16
4 Banks x 1M x 16Bit Synchronous DRAM DESCRIPTION The Hynix HY57V641620HG is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and
More informationMX23L6430 PRELIMINARY. 64M-Bit Synchronous Mask ROM FEATURES GENERAL DESCRIPTION PIN CONFIGURATION
PRELIMINARY MX23L6430 64M-Bit Synchronous Mask ROM FEATURES Switchable organization : 4M x 16 ( word mode ) or 2M x 32 ( double word mode ) Power supply 3.0V ~ 3.6V TTL compatible with multiplexed address
More informationIS65LV256AL IS62LV256AL
32K x 8 LOW VOLTAGE CMOS STATIC RAM MAY 2012 FEATURES High-speed access time: 20, 45 ns Automatic power-down when chip is deselected CMOS low power operation 17 µw (typical) CMOS standby 50 mw (typical)
More informationPart No. Max Freq. Interface Package. Organization Bank Row Column Address 16Mx16 BA0,BA1 A0 - A12 A0 - A8
4M x 16Bit x 4 Banks in 54FBGA FEATURES 3.0V & 3.3V power supply. LVCMOS compatible with multiplexed address. Four banks operation. MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst
More informationDECODER I/O DATA CONTROL CIRCUIT
1M x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM MARCH 2006 FEATURES High-speed access time: 55ns, 70ns CMOS low power operation: 36 mw (typical) operating 12 µw (typical) CMOS standby TTL compatible
More informationHY57V283220(L)T(P)/ HY5V22(L)F(P) 4 Banks x 1M x 32Bit Synchronous DRAM
查询 HY57V283220 供应商 捷多邦, 专业 PCB 打样工厂,24 小时加急出货 HY57V283220(L)T(P)/ HY5V22(L)F(P) 4 Banks x 1M x 32Bit Synchronous DRAM Revision History Revision No. History Remark 0.1 Defined Preliminary Specification
More informationIS62WV20488ALL IS62WV20488BLL
2M x 8 HIGH-SPEED LOW POWER CMOS STATIC RAM August 2016 FEATURES High-speed access times: 25, 35 ns High-performance, low-power CMOS process Multiple center power and ground pins for greater noise immunity
More information3.3V CMOS Static RAM 1 Meg (64K x 16-Bit) Description OBSOLESCENCE ORDER 71V016SA. Row / Column Decoders. Sense Amps and Write Drivers
3.3V CMOS Static RAM 1 Meg (4K x 1-Bit) IDT71V1 Features 4K x 1 advanced high-speed CMOS Static RAM Commercial ( to +7 C) and Industrial ( 4 C to +5 C) Equal access and cycle times Commercial and Industrial:
More informationSDRAM Unbuffered SODIMM. 144pin Unbuffered SODIMM based on 256Mb J-die. 54 TSOP-II/sTSOP II with Lead-Free and Halogen-Free.
Unbuffered SODIMM 144pin Unbuffered SODIMM based on 256Mb J-die 54 TSOP-II/sTSOP II with Lead-Free and Halogen-Free (RoHS compliant) INFORMATION IN THIS DOCUMENT IS PROVIDED IN RELATION TO SAMSUNG PRODUCTS,
More informationIS62WV20488ALL IS62WV20488BLL
2M x 8 HIGH-SPEED LOW POWER CMOS STATIC RAM JANUARY 2008 FEATURES High-speed access times: 25, 35 ns High-performance, low-power CMOS process Multiple center power and ground pins for greater noise immunity
More informationIS63LV1024 IS63LV1024L 128K x 8 HIGH-SPEED CMOS STATIC RAM 3.3V REVOLUTIONARY PINOUT
128K x 8 HIGH-SPEED CMOS STATIC RAM 3.3V REVOLUTIONARY PINOUT FEATURES High-speed access times: 8, 10, 12 ns High-performance, low-power CMOS process Multiple center power and ground pins for greater noise
More information16Mx64 bits PC100 SDRAM Unbuffered DIMM based on 8Mx8 SDRAM with LVTTL, 4 banks & 4K Refresh
16Mx64 bits PC100 SDRAM Unbuffered DIMM based on 8Mx8 SDRAM with LVTTL, 4 banks & 4K Refresh Preliminary DESCRIPTION The Hyundai are 16Mx64bits Synchronous DRAM Modules composed of sixteen 8Mx8bit CMOS
More informationIS42SM32160C IS42RM32160C
16Mx32 512Mb Mobile Synchronous DRAM NOVEMBER 2010 FEATURES: Fully synchronous; all signals referenced to a positive clock edge Internal bank for hiding row access and precharge Programmable CAS latency:
More information10/February/07, v.1.0 Alliance Memory Inc. Page 1 of 13
FEATURES Access time : 55ns Low power consumption: Operating current :20mA (TYP.) Standby current : 20mA(TYP.)L Version 1µ A (TYP.) LL-version Single 2.7V ~ 3.6V power supply Fully static operation Tri-state
More informationIDT71V424S/YS/VS IDT71V424L/YL/VL
.V CMOS Static RAM Meg (K x -Bit) IDT1V2S/YS/VS IDT1V2L/YL/VL Features K x advanced high-speed CMOS Static RAM JEDEC Center Power / GND pinout for reduced noise Equal access and cycle times Commercial
More informationJANUARY/2008, V 1.0 Alliance Memory Inc. Page 1 of 11
1024K X 8 BIT SUPER 512K LOW POWER X8BITCMOS LOW SRAM FEATURES Fast access time : 55ns Low power consumption: Operating current : 30mA (TYP.) Standby current : 6µA (TYP.) LL-version Single 2.7V ~ 5.5V
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
256K x 16 HIGH SPEED ASYNCHRONOUS CMOS STATIC RAM WITH 3.3V SUPPLY JULY 2006 FEATURES High-speed access time: 10, 12 ns CMOS low power operation Low stand-by power: Less than 5 ma (typ.) CMOS stand-by
More informationIS62WV102416ALL IS62WV102416BLL IS65WV102416BLL
1M x 16 HIGH-SPEED LOW POR ASYNCHRONOUS CMOS STATIC RAM JANUARY 2008 FEATURES High-speed access times: 25, 35 ns High-performance, low-power CMOS process Multiple center power and ground pins for greater
More information8Mx64 bits PC100 SDRAM Unbuffered DIMM based on 8Mx8 SDRAM with LVTTL, 4 banks & 4K Refresh
8Mx64 bits PC100 SDRAM Unbuffered DIMM based on 8Mx8 SDRAM with LVTTL, 4 banks & 4K Refresh Preliminary DESCRIPTION The yundai are 8Mx64bits Synchronous DRAM Modules composed of eight 8Mx8bit CMOS Synchronous
More informationIS65C256AL IS62C256AL
32K x 8 LOW POR CMOS STATIC RAM MAY 2012 FEATURES Access time: 25 ns, 45 ns Low active power: 200 mw (typical) Low standby power 150 µw (typical) CMOS standby 15 mw (typical) operating Fully static operation:
More informationPart No. Max Freq. Interface Package. 111MHz(CL3) *1, 66MHz(CL2) Organization Bank Row Column Address 16M x 16 BA0, BA1 A0 - A12 A0 - A8
4M x 16Bit x 4 Banks in 54FBGA FEATURES 1.8V power supply. LVCMOS compatible with multiplexed address. Four banks operation. MRS cycle with address key programs. -. CAS latency (1, 2 & 3). -. Burst length
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 LOW POR CMOS STATIC RAM FEATURES Access time: 45, 70 ns Low active power: 200 mw (typical) Low standby power 250 µw (typical) CMOS standby 28 mw (typical) TTL standby Fully static operation: no
More informationIS62WV2568ALL IS62WV2568BLL
IS62WV2568ALL IS62WV2568BLL 256K x 8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM DECEMBER 2008 FEATURES High-speed access time: 55ns, 70ns CMOS low power operation 36 mw (typical) operating 9 µw (typical)
More informationIS64WV3216BLL IS61WV3216BLL
32K x 16 HIGH-SPEED CMOS STATIC RAM NOVEMBER 2005 FEATURES High-speed access time: 12 ns: 3.3V + 10% 15 ns: 2.5V-3.6V CMOS low power operation: 50 mw (typical) operating 25 µw (typical) standby TTL compatible
More information3.3V CMOS Static RAM 4 Meg (256K x 16-Bit)
3.3V CMOS Static RAM Meg (2K x 1-Bit) IDT71V1S IDT71V1L Features 2K x 1 advanced high-speed CMOS Static RAM JEDEC Center Power / GND pinout for reduced noise. Equal access and cycle times Commercial and
More informationIS42/45S16100F, IS42VS16100F
512K Words x 16 Bits x 2 Banks 16Mb SDRAM JUNE 2012 FEATURES Clock frequency: IS42/45S16100F: 200, 166, 143 MHz IS42VS16100F: 133, 100 MHz Fully synchronous; all signals referenced to a positive clock
More informationIS61C1024AL IS64C1024AL
IS61C1024AL IS64C1024AL 128K x 8 HIGH-SPEED CMOS STATIC RAM JULY 2015 FEATURES High-speed access time: 12, 15 ns Low active power: 160 mw (typical) Low standby power: 1000 µw (typical) CMOS standby Output
More information