AS4C256K16E0. 5V 256K 16 CMOS DRAM (EDO) Features. Pin designation. Pin arrangement. Selection guide
|
|
- Angel Wilcox
- 6 years ago
- Views:
Transcription
1 5V 256K 16 CMOS DRAM (EDO) Features Organization: 262,144 words 16 bits High speed - 30/35/50 ns access time - 16/18/25 ns column address access time - 7/10/10/10 ns CAS access time Low power consumption - Active: 500 mw max (AS4C256K16E0-25) - Standby: 3.6 mw max, CMOS (AS4C256K16E0-25) EDO page mode Refresh refresh cycles, 8 ms refresh interval --only or CAS-before- refresh or self-refresh - Self-refresh option is available for new generation device only. Contact Alliance for more information. Read-modify-write TTL-compatible, three-state JEDEC standard packages mil, 40-pin SOJ mil, 40/44-pin TSOP II 5V power supply Latch-up current > 200 ma Pin arrangement Vcc Vcc NC NC NC A0 A1 A2 A3 Vcc SOJ AS4C256K16E GND GND NC A8 A7 A6 A5 A4 GND V CC V CC NC NC NC A0 A1 A2 A3 V CC TSOP II AS4C256K16E GND GND NC A8 A7 A6 A5 A4 GND Pin designation Pin(s) Description A0 to A8 inputs Row address strobe 0 to 15 Input/output Output enable Column address strobe, upper byte Column address strobe, lower byte Read/write control V CC GND Power (5V ± 0.5V) Ground Selection guide Symbol AS4C256K16E0-30 AS4C256K16E0-35 AS4C256K16E0-50 Unit Maximum access time t RAC ns Maximum column address access time t CAA ns Maximum CAS access time ns Maximum output enable () access time t A ns Minimum read or write cycle time ns Minimum EDO page mode cycle time t PC ns Maximum operating current I CC ma Maximum CMOS standby current I CC ma Shaded areas contain advance information. 4/11/01; v.1.1 Alliance Semiconductor 1 of 24 Copyright Alliance Semiconductor. All rights reserved.
2 Functional description The AS4C256K16E0 is a high performance 4 megabit CMOS Dynamic Random Access Memory (DRAM) organized as 262,144 words by 16 bits. The AS4C256K16E0 is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at component and system levels. The AS4C256K16E0 features a high speed page mode operation in which high speed read, write and read-write are performed on any of the bits defined by the column address. The asynchronous column address uses an extremely short row address capture time to ease the system level timing constraints associated with multiplexed addressing. Very fas to output access time eases system design. Refresh on the 512 address combinations of A0 to A8 during an 8 ms period is accomplished by performing any of the following: -only refresh cycles Hidden refresh cycles CAS-before- refresh cycles Normal read or write cycles Self-refresh cycles* The AS4C256K16E0 is available in standard 40-pin plastic SOJ and 40/44-pin TSOP II packages compatible with widely available automated testing and insertion equipment. System level features include single power supply of 5V ± 0.5V tolerance and direct interface with TTL logic families. Logic block diagram V CC GND REFRESH CONTROLLER COLUMN DECODER SENSE AMP DATA BUFFER 0 to 15 CLOCK GENERATOR CAS CLOCK GENERATOR A0 A1 A2 A3 A4 A5 A6 A7 A8 ADDRESS BUFFERS ROW DECODER ARRAY (4,194,304) SUBSTRATE BIAS GENERATOR CLOCK GENERATOR Recommended operating conditions (T a = 0 C to +70 C) Parameter Symbol Min Typ Max Unit Supply voltage V CC V GND V Input voltage V IH 2.4 V CC + 1 V V IL V *Self-refresh option is available for new generation device only. Contact Alliance for more information. 4/11/01; v.1.1 Alliance Semiconductor 2 of 24
3 Absolute maximum ratings Parameter Symbol Min Max Unit Input voltage V in V Output voltage V out V Power supply voltage V CC V Operating temperature T OPR C Storage temperature (plastic) T STG C Soldering temperature time T SOLDER o C sec Power dissipation P D 1 W Short circuit output current I out 50 ma Latch-up current 200 ma NOTE: Stresses greater than those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability. DC electrical characteristics Parameter Symbol Test conditions Input leakage current Output leakage current Operating power supply current TTL standby power supply current Average power supply current, refresh mode EDO page mode average power supply current CMOS standby power supply current CAS-before- refresh power supply current Output Voltage Self refresh current I IL I OL I CC1 Shaded areas contain advance information. 0V V in +5.5V pins not under test = 0V D OUT disabled, 0V V out +5.5V,,, address cycling; =min Min Max Min Max Min Max Unit µa µa Note ma 1,2 I CC2 = = = V IH ma I CC3 cycling, = = V IH, = min I CC4 ===V IL, address cycling: t SC = min ma ma 1,2 I CC5 === V CC - 0.2V ma I CC6,,, cycling; = min ma 1 V OH I OUT = -5.0 ma V V OL I OUT = 4.2 ma V = = =V IL, = = A0-A8 = V I CC -0.2V, CC7 DQ0-DQ15 = V CC -0.2V, 0.2V are open ma 4/11/01; v.1.1 Alliance Semiconductor 3 of 24
4 AC parameters common to all waveforms Std Symbol Parameter Min Max Min Max Min Max Unit Notes Random read or write cycle time ns precharge time ns t pulse width 30 75K 35 75K 50 75K ns CAS pulse width ns to CAS delay time ns 6 to column address delay time ns 7 (R) CAS to hold time (read cycle) ns to CAS hold time ns CAS to precharge time ns Row address setup time ns Row address hold time ns t T Transition time (rise and fall) ns 4,5 t REF Refresh period ms 3 CAS to output in low Z ns 8 Shaded areas contain advance information. Read cycle Std Symbol Parameter Min Max Min Max Min Max Unit Notes t RAC Access time from ns 6 Access time from CAS ns 6,13 Access time from address ns 7,13 t AR(R) Column add hold from ns Read command setup time ns H Read command hold time to CAS ns 9 trrh Read command hold time to ns 9 Column address to Lead time ns t CPN CAS precharge time ns t OFF Output buffer turn-off time ns 8,10 Shaded areas contain advance information. 4/11/01; v.1.1 Alliance Semiconductor 4 of 24
5 Write cycle Std Symbol Parameter Min Max Min Max Min Max Unit Notes Column address setup time ns Column address hold time ns t AWR Column address hold time to ns t WCS Write command setup time ns 11 t WCH Write command hold time ns 11 t WCR Write command hold time to ns Write command pulse width ns Write command to lead time ns Write command to CAS lead time ns Data-in setup time ns 12 Data-in hold time ns 12 R Data-in hold time to ns Shaded areas contain advance information. Read-modify-write cycle Std Symbol Parameter Min Max Min Max Min Max Unit Notes t RWC Read-write cycle time ns t RWD to delay time ns 11 t CWD CAS to delay time ns 11 t AWD Column address to delay time ns 11 (W) CAS to hold time (write) ns (W) CAS pulse width (write) ns Shaded areas contain advance information. 4/11/01; v.1.1 Alliance Semiconductor 5 of 24
6 EDO page mode cycle Std Symbol Parameter Min Max Min Max Min Max Unit Notes t PC Read or write cycle time ns 14 t CAP Access time from CAS precharge ns 13 t CP CAS precharge time ns t PCM EDO page mode RMW cycle ns t CRW Page mode CAS pulse width (RMW) ns t P pulse width 30 75K 35 75K 50 75K ns Shaded areas contain advance information. Refresh cycle Std Symbol Parameter Min Max Min Max Min Max Unit Notes t CSR CAS setup time (CAS-before-) ns 3 t CHR CAS hold time (CAS-before-) ns 3 C precharge to CAS hold time ns t CPT CAS precharge time (CAS-before- counter test) ns Shaded areas contain advance information. Output enable Std Symbol Parameter Min Max Min Max Min Max Unit Notes t ROH hold time referenced to ns t A access time ns t D to data delay ns t Z Output buffer turnoff delay from ns 8 t H command hold time ns Shaded areas contain advance information. Self refresh cycle Std Symbol t S S t CHS Parameter pulse width (CBR self refresh) precharge time (CBR self refresh) CAS hold time (CBR self refresh) Shaded areas contain advance information Min Max Min Max Min Max Unit 100K 100K 100K ns ns ns Notes 4/11/01; v.1.1 Alliance Semiconductor 6 of 24
7 Notes 1 I CC1, I CC3, I CC4, and I CC6 depend on cycle rate. 2 I CC1 and I CC4 depend on output loading. Specified values are obtained with the output open. 3 An initial pause of 200 µs is required after power-up followed by any 8 cycles before proper device operation is achieved. In the case of an internal refresh counter, a minimum of 8 CAS-before- initialization cycles instead of 8 cycles are required. 8 initialization cycles are required after extended periods of bias without clocks (greater than 8 ms). 4 AC Characteristics assume t T = 5 ns. All AC parameters are measured with a load equivalent to two TTL loads and 60 pf, V IL (min) GND and V IH (max) V CC. 5 V IH (min) and V IL (max) are reference levels for measuring timing of input signals. Transition times are measured between V IH and V IL. 6 Operation within the (max) limit insures that t RAC (max) can be met. (max) is specified as a reference point only. If is greater than the specified (max) limit, then access time is controlled exclusively by. 7 Operation within the (max) limit insures that t RAC (max) can be met. (max) is specified as a reference point only. If is greater than the specified (max) limit, then access time is controlled exclusively by. 8 Assumes three state test load (5 pf and a 380 Ω Thevenin equivalent). 9 Either H or t RRH must be satisfied for a read cycle. 10 t OFF (max) defines the time at which the output achieves the open circuit condition; it is not referenced to output voltage levels. 11 t WCS, t WCH, t RWD, t CWD and t AWD are not restrictive operating parameters. They are included in the datasheet as electrical characteristics only. If t WS t WS (min) and t WH t WH (min), the cycle is an early write cycle and data out pins will remain open circuit, high impedance, throughout the cycle. If t RWD t RWD (min), t CWD t CWD (min) and t AWD t AWD (min), the cycle is a read-write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data out at access time is indeterminate. 12 These parameters are referenced to CAS leading edge in early write cycles and to leading edge in read-write cycles. 13 Access time is determined by the longest of t CAA or or t CAṖ 14 t CP to achieve t PC (min) and t CAP (max) values. 15 These parameters are sampled and not 100% tested. Key to switching waveform Undefined/don t care Rising input Falling input Read cycle waveform t, t AR Row Col t RRH H t ROH t RAC t Z t A t OFF 4/11/01; v.1.1 Alliance Semiconductor 7 of 24
8 Upper byte read cycle waveform t trsh Row Column t RRH H t ROH t A t RAC t Z Upper t OFF Lower Lower byte read cycle waveform t Row Column H t RRH t ROH Upper t A t RAC tz Lower t OFF 4/11/01; v.1.1 Alliance Semiconductor 8 of 24
9 Early write cycle waveform t, t AWR Row Col t WCR t WCS t WCH R Upper byte early write cycle waveform Row t AWR t Column C t WCS t WCH Upper Lower R t WCR 4/11/01; v.1.1 Alliance Semiconductor 9 of 24
10 Lower byte early write cycle waveform t t AWR Row Column C t WCR t WCS t WCH Upper R Lower Write cycle waveform ( controlled) t, t AWR Row Col t WCR t H R t D tdh 4/11/01; v.1.1 Alliance Semiconductor 10 of 24
11 Upper byte write cycle waveform ( controlled) t t AWR Row Column C t H Upper Lower t D Lower byte write cycle waveform ( controlled) t t AWR Row Column t ACS C Upper t H Lower 4/11/01; v.1.1 Alliance Semiconductor 11 of 24
12 Read-modify-write cycle waveform t t RWC, t AR Row Col t RWD t AWD t RAC t A t CWD t D t Z 4/11/01; v.1.1 Alliance Semiconductor 12 of 24
13 Upper byte read-modify-write cycle waveform t RWC t t ACS C Row Column t RWD t AWD t CWD t A Upper Input t D Upper Output Lower Input Lower Output t RAC t Z t D 4/11/01; v.1.1 Alliance Semiconductor 13 of 24
14 Lower byte read-modify-write cycle waveform t RWC t C t ACS tcah Row Column t RWD t AWD t CWD t A Upper Input Upper Output Lower Input t RAC t D Lower Output t Z 4/11/01; v.1.1 Alliance Semiconductor 14 of 24
15 EDO page mode read cycle waveform t P, t AR t CP t PC Row t RAC Col Col Col t A H t RRH H t CAP t A EDO page mode byte read cycle waveform t P t CP t PC t PC tcp C Row Column 1 Column 2 Column n trch H t A t A t A Lower Upper t RAC t OFF t Z 1 t CAP 2 t CAP t OFF t Z t Z n t OFF 4/11/01; v.1.1 Alliance Semiconductor 15 of 24
16 EDO page mode early write cycle waveform t P t PC, t WCS t CP t AR Row address Col address Col Col t WCH t H t HDR EDO page mode byte early write cycle waveform t P t CP t CP t PC t PC C Row Column 1 Column 2 Column n t WCH t WCH t WCH t WCS t WCS t WCS Lower 2 Upper 1 n 4/11/01; v.1.1 Alliance Semiconductor 16 of 24
17 EDO page mode read-modify-write cycle waveform t P t PCM, t CP Row Ad Col Ad Col Ad Col t RWD t CWD t AWD t CWD t CWD t AWD t A t Z t D t A t CAP t RAC CAS-before- refresh cycle waveform ( = V IH ) t C t CPN t CHR, t OFF t CSR only refresh cycle waveform ( = = V IH or V IL ) t, t ARS Row C 4/11/01; v.1.1 Alliance Semiconductor 17 of 24
18 EDO page mode byte read-modify-write cycle t P t PCM t CP t CP t AWD R C 1 C 2 C n t AWD t AWD t CWD t CWD t CWD t RWD t D t A t A t A Upper Input Upper Output t RAC 1 1 t Z t D t CAP t D t Z n n Lower Input 2 t Z Lower Output 2 4/11/01; v.1.1 Alliance Semiconductor 18 of 24
19 Hidden refresh cycle (read) waveform t t PR t t PR t CHR CAS t AR Row Col t RRH t A t RAC t OFF t Z Hidden refresh cycle (write) waveform, t t AR Row Col t WCR t WCS t WCH R 4/11/01; v.1.1 Alliance Semiconductor 19 of 24
20 CAS-before- refresh counter test cycle waveform t t CSR t CHR t CPT, Col t OFF Read Cycle t A t ROH t RRH H t WCH Write Cycle t WCS t CWD t AWD Read-Write Cycle t A t Z t D 4/11/01; v.1.1 Alliance Semiconductor 20 of 24
21 CAS-before- self refresh cycle t S S C C t CP, DQ t CEZ t CSR t CHS Typical DC and AC characteristics 1.5 Normalized access time t RAC vs. supply voltage V CC 1.5 Normalized access time t RAC vs. ambient temperature T a 100 Typical access time t RAC vs. load capacitance C L Normalized access time T a = 25 C Normalized access time Typical access time Supply voltage (V) Ambient temperature ( C) Load capacitance (pf) 70 Typical supply current I CC vs. supply voltage V CC 70 Typical supply current I CC vs. ambient temperature T a 35 Typical power-on current I PO vs. cycle rate 1/ Supply current (ma) Supply current (ma) Power-on current (ma) Supply voltage (V) Ambient temperature ( C) Cycle rate (MHz) 4/11/01; v.1.1 Alliance Semiconductor 21 of 24
22 35 Typical refresh current I CC3 vs. supply voltage V CC 35 Typical refresh current I CC3 vs. Ambient temperature Ta 3.5 Typical TTL stand-by current I CC2 vs. supply voltage V CC Refresh current (ma) Refresh current (ma) Stand-by current (ma) Supply voltage (V) Ambient temperature ( C) Supply voltage (V) Typical TTL stand-by current I CC2 vs. ambient temperature T a Typical output sink current I OL vs. output voltage V OL Typical output source current I OH vs. output voltage V OH 70 Stand-by current (ma) Output sink current (ma) Output source current (ma) Ambient temperature ( C) Output voltage (V) Output voltage (V) EDO page mode current (ma) Typical EDO page mode current I CC4 vs. ambient temperature T a Ambient temperature ( C) EDO page mode current (ma) Typical EDO page mode current I CC4 vs. supply voltage V CC Supply voltage (V) 4/11/01; v.1.1 Alliance Semiconductor 22 of 24
23 Package dimensions c A A 1 Pin 1 A1 b 44-pin TSOP II e d 40-pin SOJ B b e D Seating Plane A 2 E1 E2 A A2 E 0 5 H e E l c 44-pin TSOP II Min (mm) Max (mm) A 1.2 A A b c (typical) d E H e e 0.80 (typical) l pin SOJ 400 mil Min Max A A A B b c D E (typical) E E e (typical) Capacitance ƒ = 1 MHz, T a = room temperature, V CC = 5V ± 0.5V Parameter Symbol Signals Test conditions Max Unit C IN1 A0 to A8 V in = 0V 5 pf Input capacitance C IN2,,,, V in = 0V 7 pf capacitance C 0 to 15 V in = V out = 0V 7 pf Ordering codes Package \ Access time 30 ns 35 ns 50 ns Plastic SOJ, 400 mil, 40-pin AS4C256K16E0-30JC AS4C256K16E0-35JC AS4C256K16E0-50JC TSOP II, 400 mil, 40/44-pin AS4C256K16E0-50TC Shaded areas contain advance information. Part numbering system AS4C 256K16E0 XX X C DRAM prefix Device number access time Package: J = SOJ T = TSOP II Commercial temperature range, 0 C to 70 C 4/11/01; v.1.1 Alliance Semiconductor 23 of 24
24 4/11/01; v.1.1 Alliance Semiconductor 24 of 24 Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to change or correct this data at any time, without notice. If the product described herein is under development, significant changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to fitness for a particular purpose, merchantability, or infringement of any intellectual property rights, except as express agreed to in Alliance's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products from Alliance does not convey a license under any patent rights, copyrights, mask works rights, trademarks, or any other intellectual property rights of Alliance or third parties. Alliance does not authorize its products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems implies that the manufacturer assumes all risk of such use and agrees to indemnify Alliance against all claims arising from such use.
25 This datasheet has been downloaded from: Datasheets for electronic components.
16 Meg FPM DRAM AS4LC4M4. 4M x 4 CMOS DRAM WITH FAST PAGE MODE, 3.3V PIN ASSIGNMENT ACTIVE POWER DISSIPATION PERFORMANCE RANGE
4M x 4 CMOS DRAM WITH FAST PAGE MODE, 3.3V PIN ASSIGNMENT (Top View) AVAILABLE AS MILITARY SPECIFICATIONS MIL-STD-883 FEATURES Fast Page Mode Operation CAS\-before-RAS\ Refresh Capability RAS\-only and
More information5V 128K X 8 HIGH SPEED CMOS SRAM
5V 128K X 8 HIGH SPEED CMOS SRAM Revision History AS7C1024B Revision Details Date Rev 1.0 Preliminary datasheet prior to 2004 Rev 1.1 Die Revision A to B March 2004 Rev 2.0 PCN issued yield issues with
More informationLC322271J, M, T-70/80
Ordering number : EN*5085A CMOS LSI LC322271J, M, T-70/80 2 MEG (131072 words 16 bits) DRAM Fast Page Mode, Byte Write Preliminary Overview The LC322271J, M and T is a CMOS dynamic RAM operating on a single
More informationA426316B Series 64K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE. Document Title 64K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE.
64K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE Document Title 64K X 16 CMOS DYNAMIC RAM WITH EDO PAGE MODE Revision History Rev. No. History Issue Date Remark 0.0 Initial issue November 15, 2000 Preliminary
More informationRev. No. History Issue Date Remark
64K X 16 CMOS DYNAMIC RAM WITH FAST PAGE MODE Document Title 64K X 16 CMOS DYNAMIC RAM WITH FAST PAGE MODE Revision History Rev. No. History Issue Date Remark 0.0 Initial issue November 15, 2000 Preliminary
More informationI/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 A 16 I/O 7
128K x 8 Static RAM Features High speed t AA = 12 ns Low active power 495 mw (max. 12 ns) Low CMOS standby power 55 mw (max.) 4 mw 2.0V Data Retention Automatic power-down when deselected TTL-compatible
More information10/February/07, v.1.0 Alliance Memory Inc. Page 1 of 13
FEATURES Access time : 55ns Low power consumption: Operating current :20mA (TYP.) Standby current : 20mA(TYP.)L Version 1µ A (TYP.) LL-version Single 2.7V ~ 3.6V power supply Fully static operation Tri-state
More information64K x 1 Static RAM CY7C187. Features. Functional Description. Logic Block Diagram. Pin Configurations. Selection Guide DIP. SOJ Top View.
64K x 1 Static RAM Features High speed 15 ns CMOS for optimum speed/power Low active power 495 mw Low standby power 110 mw TTL compatible inputs and outputs Automatic power-down when deselected Available
More informationA 4 A 3 A 2 ROW DECODER 64K x 16 RAM Array I/O 1 I/O X 2048 I/O 9 I/O 16
021 CY7C1021 Features High speed t AA = 12 ns CMOS for optimum speed/power Low active power 1320 mw (max.) Automatic power-down when deselected Independent Control of Upper and Lower bits Available in
More informationSENSE AMPS POWER DOWN
185 CY7C185 8K x 8 Static RAM Features High speed 15 ns Fast t DOE Low active power 715 mw Low standby power 220 mw CMOS for optimum speed/power Easy memory expansion with,, and OE features TTL-compatible
More informationLow-Cost Notebook EMI Reduction IC. Applications. Modulation. Phase Detector
Low-Cost Notebook EMI Reduction IC Features Provides up to 15dB of EMI suppression FCC approved method of EMI attenuation Generates a 1X low EMI spread spectrum clock of the input frequency Operates between
More informationP4C1041 HIGH SPEED 256K x 16 (4 MEG) STATIC CMOS RAM
HIGH SPEED 256K x 16 (4 MEG) STATIC CMOS RAM FEATURES High Speed (Equal Access and Cycle Times) 10/12/15/20 ns (Commercial) 12/15/20 ns (Industrial/Military) Low Power Single 5.0V ± 10% Power Supply 2.0V
More information1 Mbit (128K x 8) Static RAM
1 Mbit (128K x 8) Static RAM Features Temperature Ranges Industrial: 40 C to 85 C Automotive-A: 40 C to 85 C Pin and Function compatible with CY7C1019BV33 High Speed t AA = 10 ns CMOS for optimum Speed
More informationI/O 1 I/O 2 I/O 3 A 10 6
Features High speed 12 ns Fast t DOE CMOS for optimum speed/power Low active power 467 mw (max, 12 ns L version) Low standby power 0.275 mw (max, L version) 2V data retention ( L version only) Easy memory
More informationPRELIMINARY C106A 1. 7C106A 12 7C106A 15 7C106A 20 7C106A 25 7C106A 35 Maximum Access Time (ns) Maximum Operating
1CY 7C10 6A Features High speed t AA = 12 ns CMOS for optimum speed/power Low active power 910 mw Low standby power 275 mw 2.0V data retention (optional) 100 µw Automatic power-down when deselected TTL-compatible
More informationJANUARY/2008, V 1.0 Alliance Memory Inc. Page 1 of 11
1024K X 8 BIT SUPER 512K LOW POWER X8BITCMOS LOW SRAM FEATURES Fast access time : 55ns Low power consumption: Operating current : 30mA (TYP.) Standby current : 6µA (TYP.) LL-version Single 2.7V ~ 5.5V
More information128K x 8 Static RAM CY7C1019B CY7C10191B. Features. Functional Description. Logic Block Diagram. Pin Configurations
128K x 8 Static RAM Features High speed t AA = 10, 12, 15 ns CMOS for optimum speed/power Center power/ground pinout Automatic power-down when deselected Easy memory expansion with and OE options Functionally
More informationTMS418160A BY 16-BIT DYNAMIC RANDOM-ACCESS MEMORY
This data sheet is applicable to TMS418160As symbolized by Revision E and subsequent revisions as described in the device symbolization section. Organization...1048576 by 16 Bits Single 5-V Power Supply
More information8K x 8 Static RAM CY6264. Features. Functional Description
8K x 8 Static RAM Features 55, 70 ns access times CMOS for optimum speed/power Easy memory expansion with CE 1, CE 2, and OE features TTL-compatible inputs and outputs Automatic power-down when deselected
More information1Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature A 0 -A 16 I/O 0 -I/O 7
1Mb Ultra-Low Power Asynchronous CMOS SRAM 128K 8 bit N01L83W2A Overview The N01L83W2A is an integrated memory device containing a 1 Mbit Static Random Access Memory organized as 131,072 words by 8 bits.
More informationI/O 1 I/O 2 I/O 3 A 10 6
Features High speed 12 ns Fast t DOE CMOS for optimum speed/power Low active power 495 mw (Max, L version) Low standby power 0.275 mw (Max, L version) 2V data retention ( L version only) Easy memory expansion
More information1M x 16Bit CMOS Dynamic RAM with Fast Page Mode DESCRIPTION
KM46C0B, KM46C00B KM46V0B, KM46V00B M x 6Bit CMOS Dynamic RAM with Fast Page Mode DESCRIPTION This is a family of,048,576 x 6 bit Fast Page Mode s. Fast Page Mode offers high speed random access of memory
More informationI/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 I/O 7
Features High speed t AA = 12 ns Low active power 1320 mw (max.) Low CMOS standby power (Commercial L version) 2.75 mw (max.) 2.0V Data Retention (400 µw at 2.0V retention) Automatic power-down when deselected
More informationDATA SHEET. 74LVT V 32-bit edge-triggered D-type flip-flop; 3-state INTEGRATED CIRCUITS. Product specification Supersedes data of 2002 Mar 20
INTEGRATED CIRCUITS DATA SHEET 3.3 V 32-bit edge-triggered D-type flip-flop; Supersedes data of 2002 Mar 20 2004 Oct 15 FEATURES 32-bit edge-triggered flip-flop buffers Output capability: +64 ma/ 32 ma
More informationTC55VBM316AFTN/ASTN40,55
TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 524,288-WORD BY 16-BIT/1,048,576-WORD BY 8-BIT FULL CMOS STATIC RAM DESCRIPTION The TC55VBM316AFTN/ASTN is a 8,388,608-bit static random
More informationAUSTIN SEMICONDUCTOR, INC. 4 MEG x 1 DRAM RAS *A10. Vcc 2-23
RAM AUSTIN SEMICONUCTOR INC. 4 MEG x 1 RAM FAST PAGE MOE AAABLE AS MITARY SPECIFICATONS SM 5962-90622 M-ST-883 PIN ASSIGNMENT (Top iew) 18-Pin IP 20-Pin ZIP FEATURES Industry standard x1 pinout timing
More informationI/O 1 I/O 2 I/O 3 I/O 4 I/O 5 I/O 6 A 16 I/O 7 A 15 7
Features High speed t AA = 12 ns Low active power 495 mw (max.) Low CMOS standby power 11 mw (max.) (L Version) 2.0V Data Retention Automatic power-down when deselected TTL-compatible inputs and outputs
More informationINTEGRATED CIRCUITS. 74LVC00A Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 11 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 Aug 11 IC24 Data Handbook 1998 Apr 28 FEATURES Wide supply range of 1.2V to 3.6V Complies with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5V CMOS
More informationLM219/LM319 Dual voltage comparator INTEGRATED CIRCUITS. Product data Supersedes data of 1994 Aug 31 File under Integrated Circuits, IC11 Handbook
INTEGRATED CIRCUITS Supersedes data of 1994 Aug 31 File under Integrated Circuits, IC11 Handbook 21 Aug 3 DESCRIPTION The series are precision high-speed dual comparators fabricated on a single monolithic
More informationCBT bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion
INTEGRATED CIRCUITS 16-bit 1-of-2 multiplexer/demultiplexer with precharged outputs and Schottky undershoot protection for live insertion 2000 Jul 18 FEATURES 5 Ω typical r on Pull-up on B ports Undershoot
More informationNXP 74AVC16835A Register datasheet
NXP Register datasheet http://www.manuallib.com/nxp/74avc16835a-register-datasheet.html The is a 18-bit universal bus driver. Data flow is controlled by output enable (OE), latch enable (LE) and clock
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. 256K (32K x 8) Static RAM Features Temperature Ranges Commercial: 0 C to
More informationKM416C4004C, KM416C4104C
4M x 16bit CMOS Dynamic RAM with Extended Data Out DESCRIPTION This is a family of 4,194,304 x 16 bit Extended Data Out Mode s. Extended Data Out Mode offers high speed random access of memory cells within
More informationDS Tap High Speed Silicon Delay Line
www.dalsemi.com FEATURES All-silicon timing circuit Five delayed clock phases per input Precise tap-to-tap nominal delay tolerances of ±0.75 and ±1 ns Input-to-tap 1 delay of 5 ns Nominal Delay tolerances
More informationFEATURES Row Access Time Column Access Time Random Read/Write Cycle Time Page Mode Cycle Time
E DRAM DIMM 16MX72 Nonbuffered EDO DIMM based on 8MX8, 4K Refresh, 3.3V DRAMs GENERAL DESCRIPTION The Advantage E is a JEDEC standard 16MX72 bit Dynamic RAM high density memory module. The Advantage EDC1672-8X8-66VNBS4
More information3V 10-Tap Silicon Delay Line DS1110L
XX-XXXX; Rev 1; 11/3 3V 1-Tap Silicon Delay Line General Description The 1-tap delay line is a 3V version of the DS111. It has 1 equally spaced taps providing delays from 1ns to ns. The series delay lines
More information74F175*, 74F175A Quad D flip-flop INTEGRATED CIRCUITS. Product specification Mar 12. IC15 Data Handbook
INTEGRATED CIRCUITS 74F175*, 74F175A * Discontinued part. Please see the Discontinued Product List in Section 1, page 21. 1996 Mar 12 IC15 Data Handbook 74F175A FEATURES Four edge-triggered D-type flip-flops
More information74LVCE1G00 SINGLE 2 INPUT POSITIVE NAND GATE. Description. Pin Assignments NEW PRODUCT. Features. Applications
Description Pin Assignments The is a single 2-input positive NAND gate with a standard totem pole output. The device is designed for operation with a power supply range of 1.4V to 5.5V. The inputs are
More information74LVC08A. Description. Pin Assignments. Features. Applications QUADRUPLE 2-INPUT AND GATES 74LVC08A. (Top View) Vcc 4B 4A 4Y 3B 3A 3Y
QUADRUPLE 2-INPUT AND GATES Description Pin Assignments The provides four independent 2-input AND gates. The device is designed for operation with a power supply range of 1.65V to 5.5V. The inputs are
More information74LVC125A. Pin Assignments. Description. Features. Applications QUADRUPLE 3-STATE BUFFERS 74LVC125A
QUADRUPLE 3-STATE BUFFERS Description Pin Assignments The provides four independent buffers with three state outputs. Each output is independently controlled by an associated output enable pin (OE) which
More information74F5074 Synchronizing dual D-type flip-flop/clock driver
INTEGRATED CIRCUITS Synchronizing dual D-type flip-flop/clock driver 1990 Sep 14 IC15 Data Handbook FEATURES Metastable immune characteristics Output skew guaranteed less than 1.5ns High source current
More information74F50729 Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics
INTEGRATED CIRCUITS Synchronizing dual D-type flip-flop with edge-triggered set and reset with metastable immune characteristics 1990 Sep 14 IC15 Data Handbook FEATURES Metastable immune characteristics
More information32K Word x 8 Bit. Rev. No. History Issue Date Remark 2.0 Initial issue with new naming rule Dec.27,2004
Revision History Rev. No. History Issue Date Remark 2.0 Initial issue with new naming rule Dec.27,2004 1 Rev. 2.0 GENERAL DESCRIPTION The is a high performance, high speed and super low power CMOS Static
More informationINTEGRATED CIRCUITS. 74F175A Quad D flip-flop. Product specification Supersedes data of 1996 Mar 12 IC15 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1996 Mar 12 IC15 Data Handbook 2000 Jun 30 FEATURES Four edge-triggered D-type flip-flops Buffered common clock Buffered asynchronous Master Reset True and complementary
More information4Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature A 0 -A 17 I/O 0 -I/O 15 V CC V SS
4Mb Ultra-Low Power Asynchronous CMOS SRAM 256K 16 bit N04L63W2A Overview The N04L63W2A is an integrated memory device containing a 4 Mbit Static Random Access Memory organized as 262,144 words by 16 bits.
More information256K (32K x 8) Static RAM
256K (32K x 8) Static RAM Features High speed 55 ns Temperature Ranges Commercial: 0 C to 70 C Industrial: 40 C to 85 C Automotive: 40 C to 125 C Voltage range 4.5V 5.5V Low active power and standby power
More informationP4C1299/P4C1299L. ULTRA HIGH SPEED 64K x 4 STATIC CMOS RAM FEATURES DESCRIPTION. Full CMOS, 6T Cell. Data Retention with 2.0V Supply (P4C1299L)
FEATURES Full CMOS, 6T Cell High Speed (Equal Access and Cycle Times) 15/20/25/35 ns (Commercial/Industrial) 15/20/25/35/45 ns (Military) Low Power Operation Single 5V±10% Power Supply Output Enable (OE)
More information128K (16K x 8-Bit) CMOS EPROM
1CY 27C1 28 fax id: 3011 CY27C128 128K (16K x 8-Bit) CMOS EPROM Features Wide speed range 45 ns to 200 ns (commercial and military) Low power 248 mw (commercial) 303 mw (military) Low standby power Less
More informationKM44C1000D, KM44V1000D
1M x 4Bit CMOS Dynamic RAM with Fast Page Mode DESCRIPTION This is a family of 1,048,576 x 4bit Fast Page Mode s. Fast Page Mode offers high speed random access of memory cells within the same row. Power
More information74LVCE1G126 SINGLE BUFFER GATE WITH 3-STATE OUTPUT. Pin Assignments. Description NEW PRODUCT. Features. Applications
Description Pin Assignments The is a single non-inverting buffer/bus driver with a 3-state output. The output enters a high impedance state when a LOW-level is applied to the output enable (OE) pin. The
More informationTOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 262,144-WORD BY 16-BIT FULL CMOS STATIC RAM DESCRIPTION The TC55YEM216ABXN is a 4,194,304-bit static random access memory (SRAM) organized
More information512 x 8 Registered PROM
512 x 8 Registered PROM Features CMOS for optimum speed/power High speed 25 ns address set-up 12 ns clock to output Low power 495 mw (Commercial) 660 mw (Military) Synchronous and asynchronous output enables
More information74F3038 Quad 2-input NAND 30 Ω line driver (open collector)
INTEGRATED CIRCUITS Quad 2-input NAND 30 Ω line driver (open collector) Supersedes data of 1990 Jan 29 IC15 Data Handbook 1998 May 21 Quad 2-input NAND 30Ω line driver (open collector) FEATURES 30Ω line
More information8K x 8 EPROM CY27C64. Features. Functional Description. fax id: 3006
1CY 27C6 4 fax id: 3006 CY27C64 Features CMOS for optimum speed/power Windowed for reprogrammability High speed 0 ns (commercial) Low power 40 mw (commercial) 30 mw (military) Super low standby power Less
More informationFEATURES. EDC X4-66VB8 DRAM DIMM 32MX72 Buffered EDO DIMM based on 16MX4, 8K Refresh, 3.3V DRAMs
EDC3272-16X4-66VB8 DRAM DIMM 32MX72 Buffered EDO DIMM based on 16MX4, 8K Refresh, 3.3V DRAMs GENERAL DESCRIPTION The Advantage EDC3272-16X4-66VB8 is a JEDEC standard 32MX72 bit Dynamic RAM high density
More information1-of-2 decoder/demultiplexer
Rev. 8 2 December 2016 Product data sheet 1. General description The is a with a common output enable. This device buffers the data on input A and passes it to the outputs 1Y (true) and 2Y (complement)
More information2Mb Ultra-Low Power Asynchronous CMOS SRAM. Features. Power Supply (Vcc) Operating Temperature
2Mb Ultra-Low Power Asynchronous CMOS SRAM 128K 16bit N02L63W3A Overview The N02L63W3A is an integrated memory device containing a 2 Mbit Static Random Access Memory organized as 131,072 words by 16 bits.
More informationINTEGRATED CIRCUITS. HSTL bit to 18-bit HSTL-to-LVTTL memory address latch. Product data 2001 Jun 16
INTEGRATED CIRCUITS 9-bit to 18-bit HSTL-to-LVTTL memory address latch 2001 Jun 16 FEATURES Inputs meet JEDEC HSTL Std. JESD 8 6, and outputs meet Level III specifications ESD classification testing is
More informationP4C1256L LOW POWER 32K X 8 STATIC CMOS RAM FEATURES DESCRIPTION V CC. Current (Commercial/Industrial) Operating: 70mA/85mA CMOS Standby: 100µA/100µA
FEATURES Current (Commercial/Industrial) Operating: 70mA/85mA CMOS Standby: 100µA/100µA Access Times 55/70/85 Single 5 Volts ±10% Power Supply Easy Memory Expansion Using CE and OE Inputs Common Data I/O
More informationINTEGRATED CIRCUITS. PCA9515 I 2 C bus repeater. Product data Supersedes data of 2002 Mar May 13
INTEGRATED CIRCUITS Supersedes data of 2002 Mar 01 2002 May 13 PIN CONFIGURATION NC SCL0 1 2 8 V CC 7 SCL1 SDA0 3 6 SDA1 GND 4 5 EN DESCRIPTION The is a BiCMOS integrated circuit intended for application
More informationINTEGRATED CIRCUITS. 74F164 8-bit serial-in parallel-out shift register. Product specification 1995 Sep 22 IC15 Data Handbook
INTEGRATED CIRCUITS 1995 Sep 22 IC15 Data Handbook FEATURES Gated serial data inputs Typical shift frequency of 100MHz Asynchronous Master Reset Buffered clock and data inputs Fully synchronous data transfer
More informationUltra Low Power/High Speed CMOS SRAM 512K X 16 bit. Pb-Free and Green package materials are compliant to RoHS. STANDBY (ICCSB1, Max) V CC=3.
Ultra Low Power/High Speed CMOS SRAM 512K X 16 bit Pb-Free and Green package materials are compliant to RoHS BH616UV8010 FEATURES Wide low operation voltage : 165V ~ 36V Ultra low power consumption : =
More information74LVC273 Octal D-type flip-flop with reset; positive-edge trigger
INTEGRATED CIRCUITS Octal D-type flip-flop with reset; positive-edge trigger Supersedes data of 1996 Jun 06 IC24 Data Handbook 1998 May 20 FEATURES Wide supply voltage range of 1.2V to 3.6V Conforms to
More information2K x 8 Reprogrammable PROM
2K x 8 Reprogrammable PROM Features Windowed for reprogrammability CMOS for optimum speed/power High speed 20 ns (Commercial) 35 ns (Military) Low power 660 mw (Commercial and Military) Low standby power
More informationP4C164LL. VERY LOW POWER 8Kx8 STATIC CMOS RAM FEATURES DESCRIPTION V CC. Current (Commercial/Industrial) Operating: 55 ma CMOS Standby: 3 µa
P4C164LL VERY LOW POWER 8Kx8 STATIC CMOS RAM FEATURES Current (Commercial/Industrial) Operating: 55 ma CMOS Standby: 3 µa Access Times 80/100 (Commercial or Industrial) 90/120 (Military) Single 5 Volts
More information74ABT2244 Octal buffer/line driver with 30Ω series termination resistors (3-State)
INTEGRATED CIRCUITS Supersedes data of 1996 Oct 23 IC23 Data Handbook 1998 Jan 16 FEATURES Octal bus interface 3-State buffers Live insertion/extraction permitted Outputs include series resistance of 30Ω,
More information64K x V Static RAM Module
831V33 Features High-density 3.3V 2-megabit SRAM module High-speed SRAMs Access time of 12 ns Low active power 1.512W (max.) at 12 ns 64 pins Available in ZIP format Functional Description CYM1831V33 64K
More information74F194 4-bit bidirectional universal shift register
INTEGRATED CIRCUITS 1989 Apr 4 IC15 Data Handbook FEATURES Shift right and shift left capability Synchronous parallel and serial data transfer Easily expanded for both serial and parallel operation Asynchronous
More information74HCT138. Description. Pin Assignments. Features. Applications 3 TO 8 LINE DECODER DEMULTIPLEXER 74HCT138
3 TO 8 LINE DECODER DEMULTIPLEXER Description Pin Assignments The is a high speed CMOS device that is designed to be pin compatable with 74LS low power Schottky types. The device accepts a three bit binary
More informationTMS416160, TMS416160P, TMS418160, TMS418160P TMS426160, TMS426160P, TMS428160, TMS428160P WORD BY 16-BIT HIGH-SPEED DRAMS
Organization...1048576 16 Single Power Supply (5 V or 3.3 V) Performance Ranges: ACCESS ACCESS ACCESS TMS416160, TMS416160P, TMS418160, TMS418160P READ OR TIME TIME TIME RITE trac tcac taa CYCLE MAX MAX
More informationGENERAL DESCRIPTION FEATURES. FEDR27V3202F Semiconductor This version: Oct MR27V3202F
This version: Oct. 2000 2,097,152 Word 16 Bit or 4,194,304 Word 8 Bit One Time PROM GENERAL DESCRIPTION The is a 32 Mbit electrically One Time Programmable Read-Only Memory that can be electrically switched
More informationAuto refresh and self refresh refresh cycles / 64ms. Part No. Clock Frequency Power Organization Interface Package. Normal. 4Banks x 1Mbits x16
4 Banks x 1M x 16Bit Synchronous DRAM DESCRIPTION The Hynix HY57V641620HG is a 67,108,864-bit CMOS Synchronous DRAM, ideally suited for the main memory applications which require large memory density and
More informationMR26V6455J FEATURES PACKAGES P2ROM ADVANCED TECHNOLOGY FEDR26V6455J
MR26V6455J 2M Word 32 Bit or 4M Word 16 Bit Page Mode P2ROM FEDR26V6455J-002-02 Issue Date: Oct. 01, 2008 FEATURES 2,097,152-word 32-bit / 4,194,304-word 16-bit electrically switchable configuration Page
More informationP4C1257/P4C1257L. ULTRA HIGH SPEED 256K x 1 STATIC CMOS RAMS FEATURES DESCRIPTION. Full CMOS. Separate Data I/O
P4C1257/P4C1257L ULTRA HIGH SPEED 256K x 1 STATIC CMOS RAMS FEATURES Full CMOS High Speed (Equal Access and Cycle s) 12/15/20/25 ns (Commercial) 12/15/20/25 ns (Industrial) 25/35/45/55/70 ns (Military)
More informationINTEGRATED CIRCUITS. 74F14 Hex inverter Schmitt trigger. Product specification Nov 26. IC15 Data Handbook
INTEGRATED CIRCUITS 1990 Nov 26 IC15 Data Handbook FEATURE Industrial temperature range available ( 40 C to +85 C) PIN CONFIGURATION D0 1 14 V CC TYPE TYPICAL PROPAGATION DELAY TYPICAL SUPPLY CURRENT (TOTAL)
More information3 Pin Microcontroller Power Supply Supervisor L 4.63 M 4.38 J 4.00 T 3.08 S 2.93 R Features: V CC
General Description Six voltage thresholds are available to support 3V to 5V systems: The /ASM810 are cost effective 3.0V, 3.3V and 5.0V power supply supervisor circuits optimized for low-power microprocessor
More informationINTEGRATED CIRCUITS. 74ABT32 Quad 2-input OR gate. Product specification 1995 Sep 22 IC23 Data Handbook
INTEGRATED CIRCUITS 995 Sep 22 IC23 Data Handbook QUICK REFERENCE DATA SYMBOL t PLH t PHL t OSLH t OSHL C IN I CC PARAMETER Propagation delay An, Bn to Yn Output to Output skew Input capacitance Total
More information74LVC1G07-Q100. Buffer with open-drain output. The 74LVC1G07-Q100 provides the non-inverting buffer.
Rev. 2 7 December 2016 Product data sheet 1. General description The provides the non-inverting buffer. The output of this device is an open drain and can be connected to other open-drain outputs to implement
More informationSN75150 DUAL LINE DRIVER
Meets or Exceeds the Requirement of ANSI EIA/TIA-232-E and ITU Recommendation V.28 Withstands Sustained Output Short Circuit to Any Low-Impedance Voltage Between 25 V and 25 V 2-µs Max Transition Time
More informationDS1135L 3V 3-in-1 High-Speed Silicon Delay Line
3V 3-in-1 High-Speed Silicon Delay Line FEATURES All-Silicon Timing Circuit Three Independent Buffered Delays Stable and Precise Over Temperature and Voltage Leading and Trailing Edge Precision Preserves
More informationINTEGRATED CIRCUITS. 74ABT125 Quad buffer (3-State) Product specification Supersedes data of 1996 Mar 05 IC23 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1996 Mar 05 IC23 Data Handbook 1998 Jan 16 FEATURES Quad bus interface 3-State buffers Live insertion/extraction permitted Output capability: +64mA/ 32mA Latch-up
More informationTOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS
TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS 2,097,152-WORD BY 16-BIT CMOS PSEUDO STATIC RAM DESCRIPTION The TC51WHM516AXBN is a 33,554,432-bit pseudo static random access memory(psram) organized
More informationDS in-1 Low Voltage Silicon Delay Line
3-in-1 Low Voltage Silicon Delay Line www.dalsemi.com FEATURES All-silicon timing circuit Three independent buffered delays Initial delay tolerance ±1.5 ns Stable and precise over temperature and voltage
More informationIS62WV10248EALL/BLL IS65WV10248EALL/BLL. 1Mx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM
1Mx8 LOW VOLTAGE, ULTRA LOW POWER CMOS STATIC RAM KEY FEATURES High-speed access time: 45ns, 55ns CMOS low power operation 36 mw (typical) operating TTL compatible interface levels Single power supply
More informationINTEGRATED CIRCUITS. PCA channel I 2 C multiplexer and interrupt logic. Product data Supersedes data of 2001 May 07.
INTEGRATED CIRCUITS 2-channel I 2 C multiplexer and interrupt logic Supersedes data of 2001 May 07 2002 Mar 28 The pass gates of the multiplexer are constructed such that the V DD pin can be used to limit
More informationCBTS3306 Dual bus switch with Schottky diode clamping
INTEGRATED CIRCUITS Dual bus switch with Schottky diode clamping 2001 Nov 08 File under Integrated Circuits ICL03 FEATURES 5 Ω switch connection between two ports TTL-compatible input levels Package options
More informationINTEGRATED CIRCUITS. CBT3245 Octal bus switch. Product specification Supersedes data of 1998 Dec Jun 19
INTEGRATED CIRCUITS Supersedes data of 1998 Dec 8 2000 Jun 19 FEATURES Standard 245-type pinout 5 Ω switch connection between two ports TTL compatible control input levels Package options include plastic
More information74LVT244B 3.3V Octal buffer/line driver (3-State)
INTEGRATED CIRCUITS Propduct specification 1998 Nov IC23 Data Handbook FEATURES Octal bus interface 3-State buffers Speed upgrade of 74LVTH244A Output capability: +64mA/-32mA TTL input and output switching
More information32K x 8 Power Switched and Reprogrammable PROM
1CY7C271A CY7C271A Features CMOS for optimum speed/power Windowed for reprogrammability High speed 25 ns (Commercial) Low power 275 mw (Commercial) Super low standby power Less than 85 mw when deselected
More informationINTEGRATED CIRCUITS. PCA channel I 2 C hub. Product data Supersedes data of 2000 Dec 04 File under Integrated Circuits ICL03.
INTEGRATED CIRCUITS Supersedes data of 2000 Dec 04 File under Integrated Circuits ICL03 2002 Mar 01 PIN CONFIGURATION SCL0 SDA0 1 2 16 V CC 15 EN4 DESCRIPTION The is a BiCMOS integrated circuit intended
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
8K x 8 HIGH-SPEED CMOS STATIC RAM OCTOBER 2006 FEATURES High-speed access time: 0 ns CMOS low power operation mw (typical) CMOS standby 25 mw (typical) operating TTL compatible interface levels Single
More informationSSTVN bit 1:2 SSTL_2 registered buffer for DDR
INTEGRATED CIRCUITS 2004 Jul 15 Philips Semiconductors FEATURES Stub-series terminated logic for 2.5 V V DD (SSTL_2) Designed for PC1600 PC2700 (at 2.5 V) and PC3200 (at 2.6 V) applications Pin and function
More informationDECODER I/O DATA CIRCUIT CONTROL CIRCUIT
32K x 8 LOW VOLTAGE CMOS STATIC RAM June 2005 FEATURES High-speed access times: -- 8, 10, 12, 15 ns Automatic power-down when chip is deselected CMOS low power operation -- 345 mw (max.) operating -- 7
More informationINTEGRATED CIRCUITS. 74ABT273A Octal D-type flip-flop. Product specification 1995 Sep 06 IC23 Data Handbook
INTEGRATE CIRCUITS 1995 Sep 06 IC23 ata Handbook FEATURES Eight edge-triggered -type flip-flops Buffered common clock Buffered asynchronous Master Reset Power-up reset See 74ABT377 for clock enable version
More informationDATA SHEET. 74LVCH32244A 32-bit buffer/line driver; 5 V input/output tolerant; 3-state INTEGRATED CIRCUITS
INTEGRATED CIRCUITS DATA SHEET 32-bit buffer/line driver; 5 V input/output Supersedes data of 1999 Aug 31 2004 May 13 FEATURES 5 V tolerant inputs/outputs for interfacing with 5 V logic Wide supply voltage
More information256K x 8 Static RAM Module
41 CYM1441 Features High-density 2-megabit module High-speed CMOS s Access time of 20 ns Low active power 5.3W (max.) SMD technology Separate data I/O 60-pin ZIP package TTL-compatible inputs and outputs
More informationSingle D-type flip-flop; positive-edge trigger. The 74LVC1G79 provides a single positive-edge triggered D-type flip-flop.
Rev. 12 5 December 2016 Product data sheet 1. General description The provides a single positive-edge triggered D-type flip-flop. Information on the data input is transferred to the Q-output on the LOW-to-HIGH
More informationThe 74LVC1G34 provides a low-power, low-voltage single buffer.
Rev. 6 5 December 2016 Product data sheet 1. General description The provides a low-power, low-voltage single buffer. The input can be driven from either 3.3 V or 5 V devices. This feature allows the use
More information32K-Word By 8 Bit. May. 26, 2005 Jul. 04, 2005 Oct. 06, 2005 May. 16, Revise DC characteristics Dec. 13, 2006
Revision History Rev. No. History Issue Date 2.0 Initial issue with new naming rule Dec. 29, 2004 2.1 Update the WRITE CYCLE1 (Write Enable Controlled) waveform Mar. 31, 2005 2.2 Revise V IL from 1.5V
More informationPIN CONNECTIONS
The NCP4421/4422 are high current buffer/drivers capable of driving large MOSFETs and IGBTs. They are essentially immune to any form of upset except direct overvoltage or over dissipation they cannot be
More information