FPGAs 101. Everything you need to know to get started. Gina R. Smith
|
|
- Isabel Gardner
- 5 years ago
- Views:
Transcription
1 FPGAs 101
2
3 FPGAs 101 Everything you need to know to get started Gina R. Smith AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE SYDNEY TOKYO Newnes is an imprint of Elsevier
4 Newnes is an imprint of Elsevier 30 Corporate Drive, Suite 400, Burlington, MA 01803, USA The Boulevard, Langford Lane, Kidlington, Oxford, OX5 1GB, UK # 2010 Elsevier Inc. All rights reserved. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording, or any information storage and retrieval system, without permission in writing from the publisher. Details on how to seek permission, further information about the Publisher s permissions policies and our arrangements with organizations such as the Copyright Clearance Center and the Copyright Licensing Agency, can be found at our website, This book and the individual contributions contained in it are protected under copyright by the Publisher (other than as may be noted herein). Notices Knowledge and best practice in this field are constantly changing. As new research and experience broaden our understanding, changes in research methods, professional practices, or medical treatment may become necessary. Practitioners and researchers must always rely on their own experience and knowledge in evaluating and using any information, methods, compounds, or experiments described herein. In using such information or methods they should be mindful of their own safety and the safety of others, including parties for whom they have a professional responsibility. To the fullest extent of the law, neither the Publisher nor the authors, contributors, or editors, assume any liability for any injury and/or damage to persons or property as a matter of products liability, negligence or otherwise, or from any use or operation of any methods, products, instructions, or ideas contained in the material herein. Library of Congress Cataloging-in-Publication Data Smith, Gina R. FPGAs 101: Everything you need to know to get started / Gina R. Smith. p. cm. Includes bibliographical references and index. ISBN (alk. paper) 1. Field programmable gate arrays. 2. Programmable array logic. 3. VHDL (Computer hardware description language) 4. Digital electronics. I. Title. TK7895.G36S dc British Library Cataloguing-in-Publication Data A catalogue record for this book is available from the British Library. ISBN: For information on all Newnes publications, visit our website, Printed in the United States of America
5 Contents About the Author...ix Acknowledgments...xi About This Book... xiii Acronyms... xv Chapter 1: Getting Started Introduction VHDL Reserved Words Tips for Writing Good Code Tip 1. Use Comments to Convey Information about the Code Tip 2. Indent for Clarity and Readability Tip 3. Use Standard Format Convention Tip 4. Include a Header Section Tip 5. Use Brief Descriptive Names HDL Text Editors Standalone Text Editor Fee-Based Text Editor Editor Features Syntax Color Highlighting Language Templates Row and Column Editor Comment/Uncomment Selected Text Indent/Unindent Selected Text Predefined Font Convention Signals Signal Data Types Signal Names File Structure Optional Header Section Library Declaration Entity Section Architecture Section...17 v
6 vi Contents 1.8 Starter Tips Chapter Overview...20 Chapter 2: Simple Designs Introduction Starter Template Mathematical Functions Logic Gate D Flip-Flop Latch Shift Register Comparator Binary Counter Conversion Functions Read File Write File Chapter Overview...42 Chapter 3: FPGA Development Phases Introduction What Is a Field Programmable Gate Array? I/O Interfaces Basic Logic Building Blocks Ability to Interconnect Programmable Logic Device Options FPGA Development Phases Chapter Overview...54 Chapter 4: Design Introduction What Is the Design Phase? Design Package Evaluating the Design Package Package Analysis Getting Clarification Organization Predesign Decisions Design Format FPGA Manufacturer Development Tools Creating Design Options Automatic Code Generators Manual Code Generation Design Package Chapter Overview...81
7 Contents vii Chapter 5: Simulation Introduction What Is Simulation? Simulation Tools Levels of Simulation Test Cases Stimulus Interactive Stimulus Graphical Test Bench HDL Testbench Manual Testbench Simulation Phase Outputs Automatic Testbench Capture Data Simulation Tutorial Chapter Overview Chapter 6: Synthesis Introduction What Is Design Synthesis? Design Check and Resource Association Optimization Technology Mapping Synthesis Phase Tools Vendors and Features Synthesis Tool Setup Synthesis Input Synthesis Output Files Netlists Status Reports Schematic Views Technology Schematic View Synthesis Tutorial Chapter Overview Chapter 7: Implementation Introduction What Is Implementation? Translate Map Place and Route Generate Program File Implementation Tools Implementation Inputs Implementation Outputs...166
8 viii Contents 7.6 Implementation Tutorial Chapter Overview Chapter 8: Programming Introduction What Is Programming? Tools and Hardware Joint Test Advisory Group In-System Programming Third Party Programmers Hardware Configuration Programming Tutorial Chapter Overview References and Sources Web Sites Data I/O Appendix: Testbenches A 1 Adder and Subtracter Testbench A 2 Logic Gates Testbench A 3 D Flip-Flop Testbench A 4 DFF with Synchronous Enable Testbench A 5 Latch Design Testbench A 6 Manual Shift Register Testbench A 7 Comparator Testbench A 8 Binary Counter Testbench A 9 Binary Counter with Synchronous Enable Testbench A 10 Conversion Testbench Index
9 About the Author Gina R. Smith is the CEO and founder of Brown-Smith RDL Inc., located in Maryland. She is a Senior Electrical/Systems Engineer with an Associate s degree in Applied Science in Electronic Engineering Technology, a B.S. degree in Electrical Engineering, magna cum laude, and an M.S. degree in Systems Engineering with honors, from Johns Hopkins University. Through her company, Gina provides systems engineering and FPGA consulting services. Her accomplishments include a Technical Merit Award from Northrop Grumman, for one of her high-voltage designs. She wrote The Art of FPGA Construction, published in Embedded Systems Design, January She is a member of the International Council on Systems Engineering, Women in Defense, and National Defense Industrial Association. She has numerous years experience as a design and project engineer and technical leader. She worked in the fields of avionics, chemistry and biology, primary and secondary surveillance radar systems, information, friend or foe technology, and various other military and defense systems. Gina has one daughter, Rebecca C. Smith, and lives in Maryland. She enjoys snow skiing, NASCAR, hiking, cooking, and fishing. Gina can be reached via at gina.smith@bsrdl.com. ix
10
11 Acknowledgments I thank my daughter, Rebecca C. Smith, who is always so patient, loving, supportive, and understanding with me. She is my true source of motivation. I also thank my mother, Rebecca B. Smith, sisters Julie P. Webb and Sharon C. Smith, and my brother Maurice R. Smith for all their support and encouragement during this project. I am truly an engineer and not a writer. Without the support of my daughter and family, this book journey would have been almost impossible. Many thanks for the technical support I received from Mike Hines, Livia Castrucci, Christopher Loberg, Lawrence Wilson at Tektronix, Scott Silver at The Moving Pixel Company, and Brian Jacobsen at Synopsys for getting me a temporary license. Thanks to Xilinx, Altera, and ModelSim for letting me use their material. I dedicate this book to my dad, who was my hero and number 1 supporter. He is one of heaven s angels. 1 I love and miss him very much. 1 James Wellington Smith, June 4, 1932 July 21, 2007 xi
12
13 About This Book This book describes the field programmable gate array (FPGA) development process in five development phases: design, synthesis, simulation, implementation, and programming. Each phase is presented in an easy-to-read and easy-to-understand format with examples, helpful tips, and step-by-step tutorials for the synthesis, implementation, simulation, and programming phases. The reader is provided Web addresses for the tools used in the tutorials. This book makes it easy for beginners to learn and understand how to create, modify, and work with FPGA designs. Experienced engineers will find it to be a good reference manual. A primer and some simple digital designs have been provided for those with no programming knowledge. It provides some basic information about writing, reading, and understanding high-level design languages, coding, and other tips. The primer may not be necessary for all readers, but as my mother always says, It is better to have it and not need it than need it and not have it. xiii
14
15 Acronyms ABEL AHDL ALM B.E.S.T BGA CAN CIC CLB CTRL DFF DoD DRC DSP EDIF FBGA FFT FIR FPGA FSM GTL GUI HDL HSTL IEEE IFF I/O IOB IOE IP ISE advanced Boolean equation language Altera hardware description language adaptive logic module behavior extracting synthesis technology ball grid array controller area network cascaded integrator comb configurable logic block control D flip-flop Department of Defense design rule check digital signal processor electronic digital interchange format fine-pitch ball grid array fast Fourier transform finite impulse response field programmable gate array finite state machine gunning transceiver logic graphical user interface hardware description language high-speed transceiver logic Institute of Electrical and Electronics Engineers information, friend or foe input/output I/O block I/O element intellectual property Integrated Software Environment xv
16 xvi Acronyms ISP JTAG LDT LED LSB LUT LVCMOS LVDS LVTTL MSB NCD NGC NGD OTP PAR PCI PROM QoR RAM RTL SPI SRAM Std TCK TDI TDO TMS TQFP TRST VHDL XST in-system programming Joint Test Advisory Group lightning data transport light emitting diodes least significant bit look-up table low-voltage CMOS low-voltage differential signaling low-voltage transistor-transistor logic most significant bit native circuit description native generic compiler native generic database one-time programming place and route peripheral component interconnect programmable read only memory quality of results random access memory register transfer level serial peripheral interface Static random access memory standard test clock test data in test data out test mode select thin quad flat pack test reset very high speed integrated circuit hardware description language Xilinx Synthesis Technology
INSTRUMENTATION AND CONTROL SYSTEMS SECOND EDITION
INSTRUMENTATION AND CONTROL SYSTEMS SECOND EDITION INSTRUMENTATION AND CONTROL SYSTEMS SECOND EDITION WILLIAM BOLTON AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE
More informationDigital Signal Processing
Digital Signal Processing Everything you need to know to get started Michael Parker Altera Corporation AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO SINGAPORE SYDNEY
More informationMaterials and the Environment
Materials and the Environment Materials and the Environment Eco-Informed Material Choice Second Edition Michael F. Ashby AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN DIEGO SAN FRANCISCO
More informationMethod We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students
Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students FIG-2 Winter/Summer Training Level 1 (Basic & Mandatory) & Level 1.1 continues. Winter/Summer Training
More informationWHAT ARE FIELD PROGRAMMABLE. Audible plays called at the line of scrimmage? Signaling for a squeeze bunt in the ninth inning?
WHAT ARE FIELD PROGRAMMABLE Audible plays called at the line of scrimmage? Signaling for a squeeze bunt in the ninth inning? They re none of the above! We re going to take a look at: Field Programmable
More informationCHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION
34 CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 3.1 Introduction A number of PWM schemes are used to obtain variable voltage and frequency supply. The Pulse width of PWM pulsevaries with
More informationLecture 3, Handouts Page 1. Introduction. EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Simulation Techniques.
Introduction EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Techniques Cristian Grecu grecuc@ece.ubc.ca Course web site: http://courses.ece.ubc.ca/353/ What have you learned so far?
More informationFPGA Implementation of Digital Modulation Techniques BPSK and QPSK using HDL Verilog
FPGA Implementation of Digital Techniques BPSK and QPSK using HDL Verilog Neeta Tanawade P. G. Department M.B.E.S. College of Engineering, Ambajogai, India Sagun Sudhansu P. G. Department M.B.E.S. College
More informationStratix II DSP Performance
White Paper Introduction Stratix II devices offer several digital signal processing (DSP) features that provide exceptional performance for DSP applications. These features include DSP blocks, TriMatrix
More informationSIMULATION AND IMPLEMENTATION OF LOW POWER QPSK ON FPGA Tushar V. Kafare*1 *1( E&TC department, GHRCEM Pune, India.)
www.ardigitech.inissn 2320-883X, VOLUME 1 ISSUE 4, 01/10/2013 SIMULATION AND IMPLEMENTATION OF LOW POWER QPSK ON FPGA Tushar V. Kafare*1 *1( E&TC department, GHRCEM Pune, India.) tusharkafare31@gmail.com*1
More informationFPGA Circuits. na A simple FPGA model. nfull-adder realization
FPGA Circuits na A simple FPGA model nfull-adder realization ndemos Presentation References n Altera Training Course Designing With Quartus-II n Altera Training Course Migrating ASIC Designs to FPGA n
More informationDigital Systems Design
Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level
More informationTHE DESIGN OF A PLC MODEM AND ITS IMPLEMENTATION USING FPGA CIRCUITS
Journal of ELECTRICAL ENGINEERING, VOL. 60, NO. 1, 2009, 43 47 THE DESIGN OF A PLC MODEM AND ITS IMPLEMENTATION USING FPGA CIRCUITS Rastislav Róka For the exploitation of PLC modems, it is necessary to
More informationMobile Broadband Multimedia Networks
Mobile Broadband Multimedia Networks Techniques, Models and Tools for 4G Edited by Luis M. Correia v c» -''Vi JP^^fte«jfc-iaSfllto ELSEVIER AMSTERDAM BOSTON HEIDELBERG LONDON NEW YORK OXFORD PARIS SAN
More informationTechnology Timeline. Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs. FPGAs. The Design Warrior s Guide to.
FPGAs 1 CMPE 415 Technology Timeline 1945 1950 1955 1960 1965 1970 1975 1980 1985 1990 1995 2000 Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs FPGAs The Design Warrior s Guide
More informationImplementing Logic with the Embedded Array
Implementing Logic with the Embedded Array in FLEX 10K Devices May 2001, ver. 2.1 Product Information Bulletin 21 Introduction Altera s FLEX 10K devices are the first programmable logic devices (PLDs)
More informationPE713 FPGA Based System Design
PE713 FPGA Based System Design Why VLSI? Dept. of EEE, Amrita School of Engineering Why ICs? Dept. of EEE, Amrita School of Engineering IC Classification ANALOG (OR LINEAR) ICs produce, amplify, or respond
More informationCode No: R Set No. 1
Code No: R05310402 Set No. 1 1. (a) What are the parameters that are necessary to define the electrical characteristics of CMOS circuits? Mention the typical values of a CMOS NAND gate. (b) Design a CMOS
More informationSimulation and Verification of FPGA based Digital Modulators using MATLAB
Simulation and Verification of FPGA based Digital Modulators using MATLAB Pronnati, Dushyant Singh Chauhan Abstract - Digital Modulators (i.e. BASK, BFSK, BPSK) which are implemented on FPGA are simulated
More informationFLEX 10KE. Features... Embedded Programmable Logic Device
FLEX 10KE Embedded Programmable Logic Device January 2003, ver. 2.5 Data Sheet Features... Embedded programmable logic devices (PLDs), providing system-on-a-programmable-chip (SOPC) integration in a single
More informationPRESENTATION OF THE PROJECTX-FINAL LEVEL 1.
Implementation of digital it frequency dividersid PRESENTATION OF THE PROJECTX-FINAL LEVEL 1. Why frequency divider? Motivation widely used in daily life Time counting (electronic clocks, traffic lights,
More informationPreface to Third Edition Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate
Preface to Third Edition p. xiii Deep Submicron Digital IC Design p. 1 Introduction p. 1 Brief History of IC Industry p. 3 Review of Digital Logic Gate Design p. 6 Basic Logic Functions p. 6 Implementation
More informationBasic FPGA Tutorial. using VHDL and VIVADO to design two frequencies PWM modulator system
Basic FPGA Tutorial using VHDL and VIVADO to design two frequencies PWM modulator system January 30, 2018 Contents 1 INTRODUCTION........................................... 1 1.1 Motivation................................................
More informationStratix II Filtering Lab
October 2004, ver. 1.0 Application Note 362 Introduction The filtering reference design provided in the DSP Development Kit, Stratix II Edition, shows you how to use the Altera DSP Builder for system design,
More informationCHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER
87 CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER 4.1 INTRODUCTION The Field Programmable Gate Array (FPGA) is a high performance data processing general
More informationStratix Filtering Reference Design
Stratix Filtering Reference Design December 2004, ver. 3.0 Application Note 245 Introduction The filtering reference designs provided in the DSP Development Kit, Stratix Edition, and in the DSP Development
More informationACEX 1K. Features... Programmable Logic Family. Tools. Table 1. ACEX TM 1K Device Features
ACEX 1K Programmable Logic Family March 2000, ver. 1 Data Sheet Features... Programmable logic devices (PLDs), providing low cost system-on-a-programmable-chip integration in a single device Enhanced embedded
More informationAn Efficient Method for Implementation of Convolution
IAAST ONLINE ISSN 2277-1565 PRINT ISSN 0976-4828 CODEN: IAASCA International Archive of Applied Sciences and Technology IAAST; Vol 4 [2] June 2013: 62-69 2013 Society of Education, India [ISO9001: 2008
More informationPROGRAMMABLE ASICs. Antifuse SRAM EPROM
PROGRAMMABLE ASICs FPGAs hold array of basic logic cells Basic cells configured using Programming Technologies Programming Technology determines basic cell and interconnect scheme Programming Technologies
More informationVLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K.
VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K. Sasikala 2 1 Professor, Department of Electronics and Communication
More informationFLEX 10K. Features... Embedded Programmable Logic Family. Table 1. FLEX 10K Device Features
FLEX 10K Embedded Programmable Logic Family May 1998, ver. 3.10 Data Sheet Features... The industryõs first embedded programmable logic device (PLD) Table 1. FLEX 10K Device Features Feature Typical gates
More informationDigital Signal Processing System Design: LabVIEW-Based Hybrid Programming
Digital Signal Processing System Design: LabVIEW-Based Hybrid Programming by Nasser Kehtarnavaz University of Texas at Dallas With laboratory contributions by Namjin Kim and Qingzhong Peng 1111» AMSTERDAM
More informationACEX 1K. Features... Programmable Logic Device Family. Tools
ACEX 1K Programmable Logic Device Family May 2003, ver. 3.4 Data Sheet Features... Programmable logic devices (PLDs), providing low cost system-on-a-programmable-chip (SOPC) integration in a single device
More informationFPGA & Pulse Width Modulation. Digital Logic. Programing the FPGA 7/23/2015. Time Allotment During the First 14 Weeks of Our Advanced Lab Course
1.9.8.7.6.5.4.3.2.1.5 1 1.5 2 2.5 3 3.5 4 4.5 5 5.5 6 6.5 DAC Vin 7/23/215 FPGA & Pulse Width Modulation Allotment During the First 14 Weeks of Our Advanced Lab Course Sigma Delta Pulse Width Modulated
More informationRapid Design of FIR Filters in the SDR- 500 Software Defined Radio Evaluation System using the ASN Filter Designer
Rapid Design of FIR Filters in the SDR- 500 Software Defined Radio Evaluation System using the ASN Filter Designer Application note (ASN-AN026) October 2017 (Rev B) SYNOPSIS SDR (Software Defined Radio)
More informationImplementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST
ǁ Volume 02 - Issue 01 ǁ January 2017 ǁ PP. 06-14 Implementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST Ms. Deepali P. Sukhdeve Assistant Professor Department
More informationEE19D Digital Electronics. Lecture 1: General Introduction
EE19D Digital Electronics Lecture 1: General Introduction 1 What are we going to discuss? Some Definitions Digital and Analog Quantities Binary Digits, Logic Levels and Digital Waveforms Introduction to
More informationEmbedded Systems and Software Validation
Embedded Systems and Software Validation The Morgan Kaufmann Series in Systems on Silicon Series Editor: Wayne Wolf, Georgia Institute of Technology The Designer s Guide to VHDL, Second Edition Peter J.
More informationAn Optimized Design for Parallel MAC based on Radix-4 MBA
An Optimized Design for Parallel MAC based on Radix-4 MBA R.M.N.M.Varaprasad, M.Satyanarayana Dept. of ECE, MVGR College of Engineering, Andhra Pradesh, India Abstract In this paper a novel architecture
More informationUsing Soft Multipliers with Stratix & Stratix GX
Using Soft Multipliers with Stratix & Stratix GX Devices November 2002, ver. 2.0 Application Note 246 Introduction Traditionally, designers have been forced to make a tradeoff between the flexibility of
More informationDesign and FPGA Implementation of an Adaptive Demodulator. Design and FPGA Implementation of an Adaptive Demodulator
Design and FPGA Implementation of an Adaptive Demodulator Sandeep Mukthavaram August 23, 1999 Thesis Defense for the Degree of Master of Science in Electrical Engineering Department of Electrical Engineering
More informationSingle Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
IEEE ICET 26 2 nd International Conference on Emerging Technologies Peshawar, Pakistan 3-4 November 26 Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions
More informationDesign and Implementation of Software Defined Radio Using Xilinx System Generator
International Journal of Scientific and Research Publications, Volume 2, Issue 12, December 2012 1 Design and Implementation of Software Defined Radio Using Xilinx System Generator Rini Supriya.L *, Mr.Senthil
More informationFPGA-Based Autonomous Obstacle Avoidance Robot.
People s Democratic Republic of Algeria Ministry of Higher Education and Scientific Research University M Hamed BOUGARA Boumerdes Institute of Electrical and Electronic Engineering Department of Electronics
More informationFeature EP20K30E EP20K60E EP20K100 EP20K100E EP20K160E EP20K200 EP20K200E
APEX 20K Programmable Logic Device Family March 2004, ver. 5.1 Data Sheet Features Industry s first programmable logic device (PLD) incorporating system-on-a-programmable-chip (SOPC) integration MultiCore
More informationEngr354: Digital Logic Circuits
Engr354: Digital Logic Circuits Chapter 3: Implementation Technology Curtis Nelson Chapter 3 Overview In this chapter you will learn about: How transistors are used as switches; Integrated circuit technology;
More informationXC2C256 CoolRunner-II CPLD
0 XC2C256 Coolunner-II CPLD DS094 (v1.2) November 20, 2002 0 0 Advance Product Specification Features Optimized for 1.8V systems - As fast as 5.0 ns pin-to-pin delays - As low as 25 µa quiescent current
More informationDAV Institute of Engineering & Technology Department of ECE. Course Outcomes
DAV Institute of Engineering & Technology Department of ECE Course Outcomes Upon successful completion of this course, the student will intend to apply the various outcome as:: BTEC-301, Analog Devices
More informationFLEX 6000 Programmable Logic Device Family
FLEX 6000 Programmable Logic Device Family March 2001, ver. 4.1 Data Sheet Features... Provides an ideal low-cost, programmable alternative to highvolume gate array applications and allows fast design
More informationSpringerBriefs in Electrical and Computer Engineering
SpringerBriefs in Electrical and Computer Engineering For further volumes: http://www.springer.com/series/10059 Vikram Arkalgud Chandrasetty VLSI Design A Practical Guide for FPGA and ASIC Implementations
More informationQäf) Newnes f-s^j^s. Digital Signal Processing. A Practical Guide for Engineers and Scientists. by Steven W. Smith
Digital Signal Processing A Practical Guide for Engineers and Scientists by Steven W. Smith Qäf) Newnes f-s^j^s / *" ^"P"'" of Elsevier Amsterdam Boston Heidelberg London New York Oxford Paris San Diego
More informationField Programmable Gate Array Implementation and Testing of a Minimum-phase Finite Impulse Response Filter
Field Programmable Gate Array Implementation and Testing of a Minimum-phase Finite Impulse Response Filter P. K. Gaikwad Department of Electronics Willingdon College, Sangli, India e-mail: pawangaikwad2003
More informationIJSRD - International Journal for Scientific Research & Development Vol. 5, Issue 06, 2017 ISSN (online):
IJSRD - International Journal for Scientific Research & Development Vol. 5, Issue 06, 2017 ISSN (online): 2321-0613 Realization of Variable Digital Filter for Software Defined Radio Channelizers Geeta
More informationCS302 - Digital Logic Design Glossary By
CS302 - Digital Logic Design Glossary By ABEL : Advanced Boolean Expression Language; a software compiler language for SPLD programming; a type of hardware description language (HDL) Adder : A digital
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationCyclone II Filtering Lab
May 2005, ver. 1.0 Application Note 376 Introduction The Cyclone II filtering lab design provided in the DSP Development Kit, Cyclone II Edition, shows you how to use the Altera DSP Builder for system
More informationASIC Computer-Aided Design Flow ELEC 5250/6250
ASIC Computer-Aided Design Flow ELEC 5250/6250 ASIC Design Flow ASIC Design Flow DFT/BIST & ATPG Synthesis Behavioral Model VHDL/Verilog Gate-Level Netlist Verify Function Verify Function Front-End Design
More informationOld Company Name in Catalogs and Other Documents
To our customers, Old Company Name in Catalogs and Other Documents On April st, 2, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over
More informationEFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK
EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK Vikas Gupta 1, K. Khare 2 and R. P. Singh 2 1 Department of Electronics and Telecommunication, Vidyavardhani s College
More informationDigital Systems Design
Digital Systems Design Clock Networks and Phase Lock Loops on Altera Cyclone V Devices Dr. D. J. Jackson Lecture 9-1 Global Clock Network & Phase-Locked Loops Clock management is important within digital
More informationFLEX 10K. Features... Embedded Programmable Logic Family. Preliminary Information
FLEX 10K Embedded Programmable Logic Family June 1996, ver. 2 Data Sheet Features... The industry s first embedded programmable logic device (PLD) family, providing system integration in a single device
More informationEnabling High-Performance DSP Applications with Arria V or Cyclone V Variable-Precision DSP Blocks
Enabling HighPerformance DSP Applications with Arria V or Cyclone V VariablePrecision DSP Blocks WP011591.0 White Paper This document highlights the benefits of variableprecision digital signal processing
More informationXC2C32 CoolRunner-II CPLD
0 XC2C32 Coolunner-II CPLD DS091 (v1.4) January 27, 2003 0 0 Advance Product Specification Features Optimized for 1.8V systems - As fast as 3.5 ns pin-to-pin logic delays - As low as 14 µa quiescent current
More informationGomoku Player Design
Gomoku Player Design CE126 Advanced Logic Design, winter 2002 University of California, Santa Cruz Max Baker (max@warped.org) Saar Drimer (saardrimer@hotmail.com) 0. Introduction... 3 0.0 The Problem...
More informationECE 241 Digital Systems. Basic Information
ECE 241 Digital Systems Fall 2013 J. Anderson, P. Chow, K. Truong, B. Wang Basic Information Instructors and Lecture Information Section 1 2 3 4 Instructor Jason Anderson Kevin Truong Paul Chow Belinda
More informationUT90nHBD Hardened-by-Design (HBD) Standard Cell Data Sheet February
Semicustom Products UT90nHBD Hardened-by-Design (HBD) Standard Cell Data Sheet February 2018 www.cobham.com/hirel The most important thing we build is trust FEATURES Up to 50,000,000 2-input NAND equivalent
More informationChapter 3 Describing Logic Circuits Dr. Xu
Chapter 3 Describing Logic Circuits Dr. Xu Chapter 3 Objectives Selected areas covered in this chapter: Operation of truth tables for AND, NAND, OR, and NOR gates, and the NOT (INVERTER) circuit. Boolean
More informationUnit level 4 Credit value 15. Introduction. Learning Outcomes
Unit 20: Unit code Digital Principles T/615/1494 Unit level 4 Credit value 15 Introduction While the broad field of electronics covers many aspects, it is digital electronics which now has the greatest
More informationLecture Perspectives. Administrivia
Lecture 29-30 Perspectives Administrivia Final on Friday May 18 12:30-3:30 pm» Location: 251 Hearst Gym Topics all what was covered in class. Review Session Time and Location TBA Lab and hw scores to be
More informationField Programmable Gate Arrays based Design, Implementation and Delay Study of Braun s Multipliers
Journal of Computer Science 7 (12): 1894-1899, 2011 ISSN 1549-3636 2011 Science Publications Field Programmable Gate Arrays based Design, Implementation and Delay Study of Braun s Multipliers Muhammad
More informationReference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering
FPGA Fabrics Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 CPLD / FPGA CPLD Interconnection of several PLD blocks with Programmable interconnect on a single chip Logic blocks executes
More informationReal-time FPGA realization of an UWB transceiver physical layer
University of Wollongong Research Online University of Wollongong Thesis Collection 1954-2016 University of Wollongong Thesis Collections 2005 Real-time FPGA realization of an UWB transceiver physical
More informationSecurity Operations Management SECOND EDITION
Security Operations Management SECOND EDITION Security Operations Management SECOND EDITION Robert D. McCrie John Jay College of Criminal Justice, The City University of New York AMSTERDAM BOSTON HEIDELBERG
More informationLecture 30. Perspectives. Digital Integrated Circuits Perspectives
Lecture 30 Perspectives Administrivia Final on Friday December 15 8 am Location: 251 Hearst Gym Topics all what was covered in class. Precise reading information will be posted on the web-site Review Session
More informationFPGA Implementation of High Speed FIR Filters and less power consumption structure
International Journal of Engineering Inventions e-issn: 2278-7461, p-issn: 2319-6491 Volume 2, Issue 12 (August 2013) PP: 05-10 FPGA Implementation of High Speed FIR Filters and less power consumption
More informationDesign Methodologies. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Design Methodologies December 10, 2002 L o g i c T r a n s i s t o r s p e r C h i p ( K ) 1 9 8 1 1
More informationTABLE OF CONTENTS CHAPTER TITLE PAGE
vii TABLE OF CONTENTS CHAPTER TITLE PAGE DECLARATION DEDICATION ACKNOWLEDGEMENT ABSTRACT ABSTRAK TABLE OF CONTENTS LIST OF FIGURES LIST OF ABBREVIATIONS ii iii iv v vi vii xi xiv 1 INTRODUCTION 1 1.1 Overview
More informationWave Pipelined Circuit with Self Tuning for Clock Skew and Clock Period Using BIST Approach
Technology Volume 1, Issue 1, July-September, 2013, pp. 41-46, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 Wave Pipelined Circuit with Self Tuning for Clock Skew and Clock Period Using
More informationAcademic Course Description
BEC010- VLSI Design Academic Course Description BHARATH UNIVERSITY Faculty of Engineering and Technology Department of Electronics and Communication Engineering BEC010 VLSI Design Sixth Semester (Elective)
More informationDesign of Multiplier Less 32 Tap FIR Filter using VHDL
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of Multiplier Less 32 Tap FIR Filter using VHDL Abul Fazal Reyas Sarwar 1, Saifur Rahman 2 1 (ECE, Integral University, India)
More informationERAU the FAA Research CEH Tools Qualification
ERAU the FAA Research 2007-2009 CEH Tools Qualification Contract DTFACT-07-C-00010 Dr. Andrew J. Kornecki, Dr. Brian Butka Embry Riddle Aeronautical University Dr. Janusz Zalewski Florida Gulf Coast University
More informationThe Application of System Generator in Digital Quadrature Direct Up-Conversion
Communications in Information Science and Management Engineering Apr. 2013, Vol. 3 Iss. 4, PP. 192-19 The Application of System Generator in Digital Quadrature Direct Up-Conversion Zhi Chai 1, Jun Shen
More informationProgrammable Interconnect. CPE/EE 428, CPE 528: Session #13. Actel Programmable Interconnect. Actel Programmable Interconnect
Programmable Interconnect CPE/EE 428, CPE 528: Session #13 Department of Electrical and Computer Engineering University of Alabama in Huntsville In addition to programmable cells, programmable ASICs must
More informationREALISATION OF AWGN CHANNEL EMULATION MODULES UNDER SISO AND SIMO
REALISATION OF AWGN CHANNEL EMULATION MODULES UNDER SISO AND SIMO ENVIRONMENTS FOR 4G LTE SYSTEMS Dr. R. Shantha Selva Kumari 1 and M. Aarti Meena 2 1 Department of Electronics and Communication Engineering,
More informationFPGA Co-Processing Solutions for High-Performance Signal Processing Applications. 101 Innovation Dr., MS: N. First Street, Suite 310
FPGA Co-Processing Solutions for High-Performance Signal Processing Applications Tapan A. Mehta Joel Rotem Strategic Marketing Manager Chief Application Engineer Altera Corporation MangoDSP 101 Innovation
More informationDesign and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse 1 K.Bala. 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 07, 2015 ISSN (online): 2321-0613 Design and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse
More informationFPGA Implementation of Adaptive Noise Canceller
Khalil: FPGA Implementation of Adaptive Noise Canceller FPGA Implementation of Adaptive Noise Canceller Rafid Ahmed Khalil Department of Mechatronics Engineering Aws Hazim saber Department of Electrical
More informationAUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS
AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS Satish Mohanakrishnan and Joseph B. Evans Telecommunications & Information Sciences Laboratory Department of Electrical Engineering
More informationCS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam
CS302 Digital Logic Design Solved Objective Midterm Papers For Preparation of Midterm Exam MIDTERM EXAMINATION 2011 (October-November) Q-21 Draw function table of a half adder circuit? (2) Answer: - Page
More informationFPGA based Asynchronous FIR Filter Design for ECG Signal Processing
FPGA based Asynchronous FIR Filter Design for ECG Signal Processing Rahul Sharma ME Student (ECE) NITTTR Chandigarh, India Rajesh Mehra Associate Professor (ECE) NITTTR Chandigarh, India Chandni ResearchScholar(ECE)
More informationLecture 1. Tinoosh Mohsenin
Lecture 1 Tinoosh Mohsenin Today Administrative items Syllabus and course overview Digital systems and optimization overview 2 Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe650/
More informationBIOMEDICAL DIGITAL SIGNAL PROCESSING
BIOMEDICAL DIGITAL SIGNAL PROCESSING C-Language Examples and Laboratory Experiments for the IBM PC WILLIS J. TOMPKINS Editor University of Wisconsin-Madison 2000 by Willis J. Tompkins This book was previously
More informationEECS 427 Lecture 21: Design for Test (DFT) Reminders
EECS 427 Lecture 21: Design for Test (DFT) Readings: Insert H.3, CBF Ch 25 EECS 427 F09 Lecture 21 1 Reminders One more deadline Finish your project by Dec. 14 Schematic, layout, simulations, and final
More informationFPGA Based System Design
FPGA Based System Design Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 Why VLSI? Integration improves the design: higher speed; lower power; physically smaller. Integration reduces
More informationAerial Photographic System Using an Unmanned Aerial Vehicle
Aerial Photographic System Using an Unmanned Aerial Vehicle Second Prize Aerial Photographic System Using an Unmanned Aerial Vehicle Institution: Participants: Instructor: Chungbuk National University
More informationSCAN16512A Low Voltage Universal 16-bit IEEE Bus Transceiver with TRI-STATE Outputs
Low Voltage Universal 16-bit IEEE 1149.1 Bus Transceiver with TRI-STATE Outputs General Description The SCAN16512A is a high speed, low-power universal bus transceiver featuring data inputs organized into
More informationIntroduction to PLCs
Introduction to PLCs Introduction to PLCs Jay F. Hooper Carolina Academic Press Durham, North Carolina Copyright 2005 Jay F. Hooper All Rights Reserved Library of Congress Cataloging-in-Publication Data
More informationDesign Methodologies. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Design Methodologies December 10, 2002 L o g i c T r a n s i s t o r s p e r C h i p ( K ) 1 9 8 1 1
More informationDESIGN OF LOW POWER HIGH SPEED ERROR TOLERANT ADDERS USING FPGA
International Journal of Advanced Research in Engineering and Technology (IJARET) Volume 10, Issue 1, January February 2019, pp. 88 94, Article ID: IJARET_10_01_009 Available online at http://www.iaeme.com/ijaret/issues.asp?jtype=ijaret&vtype=10&itype=1
More informationMETHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS
METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS with Case Studies by Marc Pastre Ecole Polytechnique Fédérale
More information