The end of Moore s law and the race for performance
|
|
- Imogene Parsons
- 5 years ago
- Views:
Transcription
1 The end of Moore s law and the race for performance Michael Resch (HLRS) September 15, 2016, Basel, Switzerland
2 Roadmap Motivation Moore s law Options Outlook
3
4 Cray XC40 Hazelhen cores Intel Haswell 7,42 PF/s Peak #9 in TOP500 (Fastest PRACE system) #10 in HPCG (Europe s fastest research system) #2 in HPGMG
5 HLRS Investment Costs #27 #8? #7
6 MOORE S LAW
7 Mooré s law The complexity for minimum component costs has increased at a rate of roughly a factor of two per year (see graph on next page). Certainly over the short term this rate can be expected to continue, if not to increase. Over the longer term, the rate of increase is a bit more uncertain, although there is no reason to believe it will not remain nearly constant for at least 10 years. That means by 1975, the number of components per integrated circuit for minimum cost will be 65,000. Gordon E. Moore, Cramming more components onto integrated circuits, Electronics (38), 8, April 1965,
8 International Technology Roadmap for Semiconductors (2013)
9 Technology Outlook (I) Indeed, future growth in capabilities may come from an explosion of specialized hardware architectures that exploit the growth in the number of transistors on a chip. The transition implied by the anticipated end of Moore s Law will be even more severe absent development of disruptive technologies; it could mean, for the first time in over three decades, the stagnation of computer performance and the end of sustained reductions in the price-performance ratio. Committee on Future Directions for NSF Advanced Computing Infrastructure to Support U.S. Science in , Interim Report, November 2014, USA
10 Technology Outlook (II) Next month, the worldwide semiconductor industry will formally acknowledge what has become increasingly obvious to everyone involved: Moore's law, the principle that has powered the informationtechnology revolution since the 1960s, is nearing its end. M. Mitchell Waldrop, February 9,
11 General Trends (TOP500) Source:
12 Level of Parallelism
13 Hardware Technology Improvement expected We can seriously expect to see a factor of 2-4 in the coming 5 years in power consumption reduction We can seriously expect to see more cores on a die in the coming 5-10 years All in all we may see a 1 ExaFlop system in 2020/2021 with about 100 Mio Cores and a power consumption somewhere between 50 and 120 MW (most likely in China) (We could build an Exaflop today at the cost of about 1.5 billion $US for the system + cost for building construction + operational cost)
14 Architectural Improvements Standard architectures still follow the Linpack benchmark will be so for a while Options Extreme many core -> GPGPU Will increase peak speed Will make programming even more difficult Will work for a small number of algorithms only Improved memory subsystem NVRAM Can help to support IO 3D Memory Can help increase performance Makes cooling more difficult Good old vector technology Could be still programmable Requires specialized people
15 Main Problems Infrastructure Size / Weight Power / Cooling Programming Communication IO
16 ACCELERATORS?
17 Accelerators Accelerators have changed the HPC landscape but from the top and not from the bottom Accelerators have technical issues that have not been resolved in years PCIe connectivity Small memory Lack of standards Accelerators start to converge with microprocessor architectures Opportunities and risks do not balance so far
18 Accelerators in Tian-He 2 The real question is: what are they going to use the machine for? I question, at some level, what the Chinese are doing with these big machines, Dongarra said. They are not using the accelerator part of the machine. I go visit the computing facilities [in China] and I m not saying that they are being used for things that are secret I m saying that I don t know what they are being used for.
19 CLOUDS?
20 HPC in Germany in 2014 Where is the Cloud? Software Initiatives (BMBF/DFG) Performance Pyramid European Tier-0 System German Tier-1 Systems Coordination with GA Funding: 400 M State-wide concepts Regional concepts Coordination with GA German Tier-2 Systems Coordination with GCS Funding: 100 M Data-Management National Research Network (DFN)
21 ENERGY?
22 Do Not Communicate Data: Dmitri Khabi, HLRS, 2016
23 Message Algorithms should be able to reuse caches Algorithms should be blocking Algorithms should support vector type mode Algorithms should not touch main memory too often Assume that your memory is a disk Assume that your cache is the memory
24 Do Not Communicate Data: Dmitri Khabi, HLRS, 2016
25 Message Algorithms should not communicate in large scale parallel systems Calculation is cheaper than computation
26 CAN SOFTWARE SAVE YOUR MORTAL SOUL? AND CAN YOU TEACH ME HOW TO DANCE REAL SLOW?
27 Software Improvements Calculation example: 1 Exaflop with 1% sustained performance -> 10 PF 100 PF with 10% sustained performance -> 10 PF 30 PF with 30% sustained performance -> 10 PF Questions Can we afford to ignore TOP500 completely? Which of the three is cheaper in investment? Which of the three is cheaper in operational costs? Which of the three is easier to program?
28 BUT ISN T THERE...?
29 A Utopian View Quantum Computer Minimize a Function Open Questions: Which problems can be represented by this type of minimization? Which problems can be transformed to meet criteria for a i and b ij? What would a transformation have to look like?
30 OUTLOOK
31 Expectations We will see more cores We will need more power We will need more programming effort We will struggle to continue with current technology
32 Moving Forward A Poor Comparison USA 1893: Frederick Jackson Turner states that the final frontier has been reached Alleghenies /Mississippi / Missouri / Rocky Mountains /Pacific Ocean Internal development is needed For HPC MFLOPS (1964) GFLOPS (1983) TFLOPS (1996) PFLOPS (2008) EFLOPS (2021) Internal development is needed
33 Todo List We need to explore new architectures We need to explore new programming models We need to harness the power of algorithms
34 Questions
The Exponential Promise of High Performance Computing Prof. Dr. Thomas Ludwig
The Exponential Promise of High Performance Computing Prof. Dr. Thomas Ludwig German Climate Computing Centre Hamburg Universität Hamburg Department of Informatics Scientific Computing Halley s Comet 2
More informationParallel Programming I! (Fall 2016, Prof.dr. H. Wijshoff)
Parallel Programming I! (Fall 2016, Prof.dr. H. Wijshoff) Four parts: Introduction to Parallel Programming and Parallel Architectures (partly based on slides from Ananth Grama, Anshul Gupta, George Karypis,
More informationParallel Computing 2020: Preparing for the Post-Moore Era. Marc Snir
Parallel Computing 2020: Preparing for the Post-Moore Era Marc Snir THE (CMOS) WORLD IS ENDING NEXT DECADE So says the International Technology Roadmap for Semiconductors (ITRS) 2 End of CMOS? IN THE LONG
More informationDecember 10, Why HPC? Daniel Lucio.
December 10, 2015 Why HPC? Daniel Lucio dlucio@utk.edu A revolution in astronomy Galileo Galilei - 1609 2 What is HPC? "High-Performance Computing," or HPC, is the application of "supercomputers" to computational
More informationThe Bump in the Road to Exaflops and Rethinking LINPACK
The Bump in the Road to Exaflops and Rethinking LINPACK Bob Meisner, Director Office of Advanced Simulation and Computing The Parker Ranch installation in Hawaii 1 Theme Actively preparing for imminent
More information2010 IRI Annual Meeting R&D in Transition
2010 IRI Annual Meeting R&D in Transition U.S. Semiconductor R&D in Transition Dr. Peter J. Zdebel Senior VP and CTO ON Semiconductor May 4, 2010 Some Semiconductor Industry Facts Founded in the U.S. approximately
More informationHigh Performance Computing and Modern Science Prof. Dr. Thomas Ludwig
High Performance Computing and Modern Science Prof. Dr. Thomas Ludwig German Climate Computing Centre Hamburg Universität Hamburg Department of Informatics Scientific Computing Abstract High Performance
More informationISSCC 2003 / SESSION 1 / PLENARY / 1.1
ISSCC 2003 / SESSION 1 / PLENARY / 1.1 1.1 No Exponential is Forever: But Forever Can Be Delayed! Gordon E. Moore Intel Corporation Over the last fifty years, the solid-state-circuits industry has grown
More informationExascale Initiatives in Europe
Exascale Initiatives in Europe Ross Nobes Fujitsu Laboratories of Europe Computational Science at the Petascale and Beyond: Challenges and Opportunities Australian National University, 13 February 2012
More informationPractical Information
EE241 - Spring 2013 Advanced Digital Integrated Circuits MW 2-3:30pm 540A/B Cory Practical Information Instructor: Borivoje Nikolić 509 Cory Hall, 3-9297, bora@eecs Office hours: M 11-12, W 3:30pm-4:30pm
More informationThe Spanish Supercomputing Network (RES)
www.bsc.es The Spanish Supercomputing Network (RES) Sergi Girona Barcelona, September 12th 2013 RED ESPAÑOLA DE SUPERCOMPUTACIÓN RES: An alliance The RES is a Spanish distributed virtual infrastructure.
More informationChallenges in Transition
Challenges in Transition Keynote talk at International Workshop on Software Engineering Methods for Parallel and High Performance Applications (SEM4HPC 2016) 1 Kazuaki Ishizaki IBM Research Tokyo kiszk@acm.org
More informationDeep Learning Overview
Deep Learning Overview Eliu Huerta Gravity Group gravity.ncsa.illinois.edu National Center for Supercomputing Applications Department of Astronomy University of Illinois at Urbana-Champaign Data Visualization
More informationCS4617 Computer Architecture
1/26 CS4617 Computer Architecture Lecture 2 Dr J Vaughan September 10, 2014 2/26 Amdahl s Law Speedup = Execution time for entire task without using enhancement Execution time for entire task using enhancement
More informationPractical Information
EE241 - Spring 2010 Advanced Digital Integrated Circuits TuTh 3:30-5pm 293 Cory Practical Information Instructor: Borivoje Nikolić 550B Cory Hall, 3-9297, bora@eecs Office hours: M 10:30am-12pm Reader:
More informationDepartment Computer Science and Engineering IIT Kanpur
NPTEL Online - IIT Bombay Course Name Parallel Computer Architecture Department Computer Science and Engineering IIT Kanpur Instructor Dr. Mainak Chaudhuri file:///e /parallel_com_arch/lecture1/main.html[6/13/2012
More informationEnabling technologies for beyond exascale computing
Enabling technologies for beyond exascale computing Paul Messina Director of Science Argonne Leadership Computing Facility Argonne National Laboratory July 9, 2014 Cetraro Do technologies cause revolutions
More informationFirst Experience with PCP in the PRACE Project: PCP at any cost? F. Berberich, Forschungszentrum Jülich, May 8, 2012, IHK Düsseldorf
First Experience with PCP in the PRACE Project: PCP at any cost? F. Berberich, Forschungszentrum Jülich, May 8, 2012, IHK Düsseldorf Overview WHY SIMULATION SCIENCE WHAT IS PRACE PCP IN THE VIEW OF A PROJECT
More informationThe Race for Leadership in Supercomputers Does India Stand A Chance?
IDSA Issue Brief The Race for Leadership in Supercomputers Does India Stand A Chance? Prabha Rao September 7, 2016 Summary One outstanding feature of the supercomputer sector is that innovation is always
More informationThoughts on Reimagining The University. Rajiv Ramnath. Program Director, Software Cluster, NSF/OAC. Version: 03/09/17 00:15
Thoughts on Reimagining The University Rajiv Ramnath Program Director, Software Cluster, NSF/OAC rramnath@nsf.gov Version: 03/09/17 00:15 Workshop Focus The research world has changed - how The university
More informationThe SEMATECH Model: Potential Applications to PV
Continually cited as the model for a successful industry/government consortium Accelerating the next technology revolution The SEMATECH Model: Potential Applications to PV Dr. Michael R. Polcari President
More informationROADMAP 12. Portland, OR June 18-19, Event Summary. Areas of Interest. Roadmap 12 Call for Proposals Case Studies, Speakers, & Breakout Sessions
ROADMAP 12 Portland, OR June 18-19, 2019 Roadmap 12 Call for Proposals Case Studies, Speakers, & Breakout Sessions June 18-19, 2019 Oregon Convention Center Portland, OR Proposal Submission Deadline: November
More informationDisrupt or be Disrupted: Research Findings from the CDO Project & Policy Implications
Disrupt or be Disrupted: Research Findings from the CDO Project & Policy Implications David A. Wolfe, Ph.D. Co-Director, Innovation Policy Lab Munk School of Global Affairs University of Toronto Presentation
More informationEMT 251 Introduction to IC Design
EMT 251 Introduction to IC Design (Pengantar Rekabentuk Litar Terkamir) Semester II 2011/2012 Introduction to IC design and Transistor Fundamental Some Keywords! Very-large-scale-integration (VLSI) is
More informationThe ICT industry as driver for competition, investment, growth and jobs if we make the right choices
SPEECH/06/127 Viviane Reding Member of the European Commission responsible for Information Society and Media The ICT industry as driver for competition, investment, growth and jobs if we make the right
More informationPRACE PATC Course: Intel MIC Programming Workshop & Scientific Workshop: HPC for natural hazard assessment and disaster mitigation, June 2017,
PRACE PATC Course: Intel MIC Programming Workshop & Scientific Workshop: HPC for natural hazard assessment and disaster mitigation, 26-30 June 2017, LRZ CzeBaCCA Project Czech-Bavarian Competence Team
More informationMinimum key length for cryptographic security
Journal of Applied Mathematics & Bioinformatics, vol.3, no.1, 2013, 181-191 ISSN: 1792-6602 (print), 1792-6939 (online) Scienpress Ltd, 2013 Minimum key length for cryptographic security George Marinakis
More informationNRC Workshop on NASA s Modeling, Simulation, and Information Systems and Processing Technology
NRC Workshop on NASA s Modeling, Simulation, and Information Systems and Processing Technology Bronson Messer Director of Science National Center for Computational Sciences & Senior R&D Staff Oak Ridge
More informationInstructor: Dr. Mainak Chaudhuri. Instructor: Dr. S. K. Aggarwal. Instructor: Dr. Rajat Moona
NPTEL Online - IIT Kanpur Instructor: Dr. Mainak Chaudhuri Instructor: Dr. S. K. Aggarwal Course Name: Department: Program Optimization for Multi-core Architecture Computer Science and Engineering IIT
More informationThe role of prototyping in the overall PRACE strategy
The role of prototyping in the overall PRACE strategy Herbert Huber, GCS@Leibniz Supercomputing Centre, Germany Thomas Lippert, GCS@Jülich, Germany March 28, 2011 PRACE Prototyping Objectives Identify
More informationManufacturing Case Studies: Copy Exactly (CE!) and the two-year cycle at Intel
Manufacturing Case Studies: Copy Exactly (CE!) and the two-year cycle at Intel Paolo A. Gargini Director Technology Strategy Intel Fellow 1 Agenda 2-year cycle Copy Exactly Conclusions 2 I see no reason
More informationThe Second Industry Conference on fourth Industrial revolution Pedro Alexandre da Costa Sousa. Tehran 27 th -28 th February 2017
The Second Industry Conference on fourth Industrial revolution Pedro Alexandre da Costa Sousa Tehran 27 th -28 th February 2017 Pedro Alexandre da Costa Sousa European Project Leaders Network Society (EPL)
More informationVietnam General Manager Intel Corporation
SHERRY BOGER Biography Ms. Sherry Boger is the General Manager of Intel Products Vietnam and is responsible for the site s ramp of Intel s state-of-the art assembly and test facility located in HCMC. The
More information"How to ensure a secure supply of raw materials in the global economy"
SPEECH/12/304 Antonio TAJANI Vice-President of the European Commission responsible for Industry and Entrepreneurship "How to ensure a secure supply of raw materials in the global economy" Bundestag Berlin,
More informationRoadmap to Digital Transformation: Implications for Intelligence
Roadmap to Digital Transformation: Implications for Intelligence Presentation to the Office of the Director of National Intelligence February 26, 2008 Dr. Robert Atkinson President Information Technology
More informationEnabling Scientific Breakthroughs at the Petascale
Enabling Scientific Breakthroughs at the Petascale Contents Breakthroughs in Science...................................... 2 Breakthroughs in Storage...................................... 3 The Impact
More informationThe Road to 450 mm Semiconductor Wafers Ira Feldman
The Road to 450 mm Semiconductor Wafers Ira Feldman Feldman Engineering Corp. Why 450 mm Wafers? Technical Challenges Economic Challenges Solutions Summary Overview 2 the number of transistors on a chip
More informationSupercomputers have become critically important tools for driving innovation and discovery
David W. Turek Vice President, Technical Computing OpenPOWER IBM Systems Group House Committee on Science, Space and Technology Subcommittee on Energy Supercomputing and American Technology Leadership
More informationKorean Grand Plan for Industrial SuperComputing
PRACE Industrial Seminar 2012 Korean Grand Plan for Industrial SuperComputing April 17, 2012 Sang Min Lee, Ph.D. KISTI SMB Information Center Contents Background Historical Review on Industrial supercomputing
More informationWelcome to the future of energy
Welcome to the future of energy Sustainable Innovation Jobs The Energy Systems Catapult - why now? Our energy system is radically changing. The challenges of decarbonisation, an ageing infrastructure and
More informationRSE in UK Academia. Paul Richmond University of Sheffield (UK)
RSE in UK Academia Paul Richmond University of Sheffield (UK) http://rse.shef.ac.uk How Many UK Researchers use Research Software? https://goo.gl/gmhwgm Representation in traditional metrics https://github.com/softwaresaved/eprints-searching-for-software
More informationSustainable Information Society
The role of ICT in advanced environmental research Ralf Isenmann University of Bremen (Germany) Institute for Project Management and Innovation (IPMI), and Research Center for Sustainability Studies (artec)
More informationTHE U.S. SEMICONDUCTOR INDUSTRY:
THE U.S. SEMICONDUCTOR INDUSTRY: KEY CONTRIBUTOR TO U.S. ECONOMIC GROWTH Matti Parpala 1 August 2014 The U.S. Semiconductor Industry: Key Contributor To U.S. Economic Growth August 2014 1 INTRO The U.S.
More informationOverview. 1 Trends in Microprocessor Architecture. Computer architecture. Computer architecture
Overview 1 Trends in Microprocessor Architecture R05 Robert Mullins Computer architecture Scaling performance and CMOS Where have performance gains come from? Modern superscalar processors The limits of
More informationHIGH-LEVEL SUPPORT FOR SIMULATIONS IN ASTRO- AND ELEMENTARY PARTICLE PHYSICS
ˆ ˆŠ Œ ˆ ˆ Œ ƒ Ÿ 2015.. 46.. 5 HIGH-LEVEL SUPPORT FOR SIMULATIONS IN ASTRO- AND ELEMENTARY PARTICLE PHYSICS G. Poghosyan Steinbuch Centre for Computing, Karlsruhe Institute of Technology, Karlsruhe, Germany
More informationDRIHM and e- Science Support
DRIHM and e- Science Support Dieter Kranzlmüller Munich Network Management Team Ludwig- Maximilians- Universität München (LMU) & Leibniz SupercompuFng Centre (LRZ) of the Bavarian Academy of Sciences and
More informationGlobal Industrial Robot Market: Industry Analysis & Outlook ( )
Global Industrial Robot Market: Industry Analysis & Outlook ----------------------------------------- (2016-2020) Executive Summary The industrial robots have revolutionized the manufacturing sector. The
More informationAsia Pacific Business Conference March 27-28, 2017
Asia Pacific Business Conference March 27-28, 2017 Agenda Globalization (trends and impacts) Future of globalization Free Trade Era Rise of Protectionism Technology trends Disruptive technology vs. Globalization
More information11/11/ PARTNERSHIP FOR ADVANCED COMPUTING IN EUROPE
11/11/2014 1 Towards a persistent digital research infrastructure Sanzio Bassini PRACE Council Chair PRACE History: an Ongoing Success Story Creation of the Scientific Case Signature of the MoU Creation
More informationTHE EARTH SIMULATOR CHAPTER 2. Jack Dongarra
5 CHAPTER 2 THE EARTH SIMULATOR Jack Dongarra The Earth Simulator (ES) is a high-end general-purpose parallel computer focused on global environment change problems. The goal for sustained performance
More informationARTIFICIAL INTELLIGENCE AND BROADBAND DIVIDE
ARTIFICIAL INTELLIGENCE AND BROADBAND DIVIDE First Session of the AP-IS Steering Committee 1 November 2017 ICT and Disaster Risk Reduction Division ESCAP 2 Outline: 1. Emerging Trends: Artificial Intelligence
More informationTWINSCAN XT:1950i Water-based immersion taken to the max Enabling fast, single-exposure lithography at sub 40 nm
TWINSCAN XT:1950i Water-based immersion taken to the max Enabling fast, single-exposure lithography at sub 40 nm SEMICON West, San Francisco July 14-18, 2008 Slide 1 The immersion pool becomes an ocean
More informationIntroduction. Reading: Chapter 1. Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi.
Introduction Reading: Chapter 1 Courtesy of Dr. Dansereau, Dr. Brown, Dr. Vranesic, Dr. Harris, and Dr. Choi http://csce.uark.edu +1 (479) 575-6043 yrpeng@uark.edu Why study logic design? Obvious reasons
More informationEurolab-4-HPC Roadmap. Paul Carpenter Barcelona Supercomputing Center Theo Ungerer University of Augsburg
Eurolab-4-HPC Roadmap Paul Carpenter Barcelona Supercomputing Center Theo Ungerer University of Augsburg 1 Agenda EuroLab-4-HPC Roadmap Scope, Organisation and Status EuroLab-4-HPC Roadmap Topics Discussion
More informationWORKSHOP ON EUROPEAN INDUSTRIAL LEADERSHI IN ICT
WORKSHOP ON EUROPEAN INDUSTRIAL LEADERSHI IN ICT Report from Workshop on 29 June 2011 Prof. Dr. Lutz Heuser Vice-Chair of ISTAG CTO AGT Group, CEO AGT Germany Brussels, 4 July 2011 Content 1. Methodology
More informationFacing Moore s Law with Model-Driven R&D
Facing Moore s Law with Model-Driven R&D Markus Matthes Executive Vice President Development and Engineering, ASML Eindhoven, June 11 th, 2015 Slide 2 Contents Introducing ASML Lithography, the driving
More informationNational e-infrastructure for Science. Jacko Koster UNINETT Sigma
National e-infrastructure for Science Jacko Koster UNINETT Sigma 0 Norway: evita evita = e-science, Theory and Applications (2006-2015) Research & innovation e-infrastructure 1 escience escience (or Scientific
More informationOverview of Presentation:
Introduction The Fourth Industrial Revolution (FIR) as a Management Challenge Overview of Presentation: 1. Research on the Fourth Industrial Revolution in the Japanese- German context. 2. My work experience
More informationFrom: President Magna Charta Observatory To: Council and Review Group Date: 8 September Towards a new MCU a first exploration and roadmap
1 From: President Magna Charta Observatory To: Council and Review Group Date: 8 September 2018 Towards a new MCU a first exploration and roadmap 1. The present MCU: its Message and its Setting 1.1. In
More informationEuropean View on Supercomputing
30/03/2009 The Race of the Century Universities, research labs, corporations and governments from around the world are lining up for the race of the century It s a race to solve many of the most complex
More informationGPU-accelerated SDR Implementation of Multi-User Detector for Satellite Return Links
DLR.de Chart 1 GPU-accelerated SDR Implementation of Multi-User Detector for Satellite Return Links Chen Tang chen.tang@dlr.de Institute of Communication and Navigation German Aerospace Center DLR.de Chart
More informationThe Path To Extreme Computing
Sandia National Laboratories report SAND2004-5872C Unclassified Unlimited Release Editor s note: These were presented by Erik DeBenedictis to organize the workshop The Path To Extreme Computing Erik P.
More informationComputing center for research and Technology - CCRT
Computing center for research and Technology - CCRT Christine Ménaché CEA/DIF/DSSI Christine.menache@cea.fr 07/03/2018 DAM / Île de France- DSSI 1 CEA: main areas of research, development and innovation
More informationThe impact of e-infrastructures for science and innovation in Europe Achim Bachem, Forschungszentrum Jülich
The impact of e-infrastructures for science and innovation in Europe Achim Bachem, Forschungszentrum Jülich Otto Hahn s workbench: No need for e-infrastructure The equipment used by Otto Hahn (1879-1968)
More informationPramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India
Advanced Low Power CMOS Design to Reduce Power Consumption in CMOS Circuit for VLSI Design Pramoda N V Department of Electronics and Communication Engineering, MCE Hassan Karnataka India Abstract: Low
More information2018 PEDG 6/25/2018
2018 PEDG www.empowerabillionlives.org 6/25/2018 Agenda The Grand Challenge Existing Solutions Today Challenges and Opportunities Competition Overview Competition Judging The Grand Challenge Energy The
More informationGLOBAL ICT REGULATORY OUTLOOK EXECUTIVE SUMMARY
GLOBAL ICT REGULATORY OUTLOOK 2017 EXECUTIVE SUMMARY EXECUTIVE SUMMARY Over past decades the world has witnessed a digital revolution that is ushering in huge change. The rate of that change continues
More informationNCN vision NCN vision 2002
NCN: Global Initiative About "Electronics from the Bottom-up Director Network for Computational Nanotechnology gekco@purdue.edu NCN vision 2002 accelerate the transformation of nanoscience to nanotechnology
More informationThe Transistor. Survey: What is Moore s Law? Survey: What is Moore s Law? Technology Unit Overview. Technology Generations
CSE 560 Computer Systems Architecture Technology Survey: What is Moore s Law? What does Moore s Law state? A. The length of a transistor halves every 2 years. B. The number of transistors on a chip will
More informationExascale Research: Preparing for the Post- Moore Era
Exascale Research: Preparing for the Post- Moore Era Marc Snir 1, William Gropp 2 and Peter Kogge 3 6/19/11 Executive Summary Achieving exascale performance at the end of this decade or the beginning of
More informationCorporate Mind 2016 Corporate Responsibility Report
Corporate Mind 2016 Corporate Responsibility Report Promega uses an image of an animal cell to represent corporate organization because the cell represents non-hierarchical, interdependent structure. Corporate
More informationCS 6135 VLSI Physical Design Automation Fall 2003
CS 6135 VLSI Physical Design Automation Fall 2003 1 Course Information Class time: R789 Location: EECS 224 Instructor: Ting-Chi Wang ( ) EECS 643, (03) 5742963 tcwang@cs.nthu.edu.tw Office hours: M56R5
More informationThe Foundry Model is Coming to Molecular Diagnostics, Courtesy of the Semiconductor Industry.
The Foundry Model is Coming to Molecular Diagnostics, Courtesy of the Semiconductor Industry. By Wayne Woodard Executive Synopsis In 1981, in a lab on the campus of the University of Southern California,
More informationEurolab-4-HPC Long-Term Vision on High-Performance Computing
Foundation for a Centre of Excellence in High-Performance Computing Systems Eurolab-4-HPC Long-Term Vision on High-Performance Computing Editors: Theo Ungerer, Paul Carpenter Funded by the European Union
More informationStrengthening Germany s Role in the Global Knowledge Society
Strengthening Germany s Role in the Global Knowledge Society Meeting with the National Academies Board on Global Science and Technology (BGST) Thursday, June 21, 2012 Washington, D.C. Michael Vorländer
More information1Q04 Update: Silicon Demand Will Move to a Full Recovery
Gartner Dataquest Alert 1Q04 Update: Silicon Demand Will Move to a Full Recovery Our latest silicon demand forecast indicates that wafer demand in 2003 will increase 9 percent over 2002. While the forecast
More informationThe PRACE Scientific Steering Committee
The PRACE Scientific Steering Committee Erik Lindahl!1 European Computing Solves Societal Challenges PRACE s goal is to help solve these challenges. The days when scientists did not have to care about
More informationON THE WAY TO INDUSTRY 4.0 : DIGITAL ENTERPRISE. Ali Rıza Ersoy March, 2016 v2.0
ON THE WAY TO INDUSTRY 4.0 : DIGITAL ENTERPRISE Ali Rıza Ersoy March, 2016 v2.0 GOOGLE TRENDS First assembly line Cincinnati USA, 1870 HISTORY? FIRST INDUSTRIAL REVOLUTION Mechanical Steam Power First
More informationTHE INTELLIGENT REFINERY
THE INTELLIGENT REFINERY DIGITAL. DISTILLED. DIGITAL REFINING SURVEY 2018 THE INTELLIGENT REFINERY SURVEY explained This deck provides highlights from the second annual Accenture Digital Refining Survey,
More informationEnhancing IEA Efforts on Digitalization. Kamel Ben Naceur 5 April 2017 IEA Digitalization and Energy Workshop
Enhancing IEA Efforts on Digitalization Kamel Ben Naceur 5 April 2017 IEA Digitalization and Energy Workshop Context What do we mean by digitalization and energy? - Convergence of ICT and energy; blurring
More informationParallelism Across the Curriculum
Parallelism Across the Curriculum John E. Howland Department of Computer Science Trinity University One Trinity Place San Antonio, Texas 78212-7200 Voice: (210) 999-7364 Fax: (210) 999-7477 E-mail: jhowland@trinity.edu
More informationCross Linking Research and Education and Entrepreneurship
Cross Linking Research and Education and Entrepreneurship MATLAB ACADEMIC CONFERENCE 2016 Ken Dunstan Education Manager, Asia Pacific MathWorks @techcomputing 1 Innovation A pressing challenge Exceptional
More informationThe Singularity. Elon Musk Compares Building Artificial Intelligence To Summoning The Demon
The Singularity A technically informed, but very speculative critique of recent statements of e.g. Elon Musk, Stephen Hawking and Bill Gates CIS 421/ 521 - Intro to AI 2 CIS 421/ 521 - Intro to AI 3 CIS
More informationThe Singularity. A technically informed, but very speculative critique of recent statements of e.g. Elon Musk, Stephen Hawking and Bill Gates
The Singularity A technically informed, but very speculative critique of recent statements of e.g. Elon Musk, Stephen Hawking and Bill Gates CIS 421/ 521 - Intro to AI 2 CIS 421/ 521 - Intro to AI 3 CIS
More informationThe Automotive Council Managing the Automotive Transformation
The Automotive Council Managing the Automotive Transformation Dr. Graham Hoare Ford Motor Company Chair Automotive Council Technology Group AESIN Conference 20 th October 2016 www.automotivecouncil.co.uk
More informationCREST. Software co-design on the road to exascale. Dr Stephen Booth. EPCC Principal Architect. Dr Mark Parsons
1 Software co-design on the road to exascale Dr Stephen Booth Dr Mark Parsons EPCC Principal Architect EPCC Executive Director Associate Dean for e-research The University of Edinburgh 2 Overview It s
More informationCPS Engineering Labs Mini-Courses Smart Cities by Indra Design Centre Spain
CPS Engineering Labs Mini-Courses Smart Cities by Indra Design Centre Spain Presenter: Agustin Yagüe Date: 05/16/2017 Place: München, Germany Transitioning to Smart By 2050 70% Consuming 75% Producing
More informationBI TRENDS FOR Data De-silofication: The Secret to Success in the Analytics Economy
11 BI TRENDS FOR 2018 Data De-silofication: The Secret to Success in the Analytics Economy De-silofication What is it? Many successful companies today have found their own ways of connecting data, people,
More informationWhere are we now: Wireless Broadband Ecosystem
Where are we now: Wireless Broadband Ecosystem ITU ASP COE TRAINING ON WIRELESS BROADBAND ROADMAP DEVELOPMENT 06-09 August 2016 Tehran, Islamic Republic of Iran ICT Goals and Targets - Sustainable Development
More informationMichelin Challenge Bibendum 2014
Michelin Challenge Bibendum 2014 CONTENT CHALLENGE BIBENDUM THINK & ACTION TANK TO HELP TRANSFORM MOBILITY Mobility challenges What is Challenge Bibendum The evolutions of Challenge Bibendum CHALLENGE
More informationProgress due to: Feature size reduction - 0.7X/3 years (Moore s Law). Increasing chip size - 16% per year. Creativity in implementing functions.
Introduction - Chapter 1 Evolution of IC Fabrication 1960 and 1990 integrated t circuits. it Progress due to: Feature size reduction - 0.7X/3 years (Moore s Law). Increasing chip size - 16% per year. Creativity
More informationFujitsu Laboratories R&D Strategy. April 4, 2008 Kazuo Murano, Ph.D. President Fujitsu Laboratories Ltd.
Fujitsu Laboratories R&D Strategy April 4, 2008 Kazuo Murano, Ph.D. President Fujitsu Laboratories Ltd. Our Global R&D Laboratory Model for the 21st Century Science Einstein... Atomic Energy, Moon Landing
More informationCorporate Mind 2015 Corporate Responsibility Report
Corporate Mind 2015 Corporate Responsibility Report Artwork: Artist s rendering of the components of a cell. Corporate Mind Promega s corporate responsibility program not only helps our life sciences industry
More informationBy Mark Hindsbo Vice President and General Manager, ANSYS
By Mark Hindsbo Vice President and General Manager, ANSYS For the products of tomorrow to become a reality, engineering simulation must change. It will evolve to be the tool for every engineer, for every
More informationA Global Perspective on Parallel Processing Research for Scientific Computing in Japan
A Global Perspective on Parallel Processing Research for Scientific Computing in Japan - Historical overview of Japan and US HPC s -What is the difference between Japan and US trends? -Current HPC in Japan
More informationThe resurgence of the U.S. economy from
annual essay by dale w. jorgenson The Promise of Growth in the Information Age Dale W. Jorgenson is the Frederic Eaton Abbe Professor of Economics at Harvard University, where he has taught since 1969,
More informationCS4961 Parallel Programming. Lecture 1: Introduction 08/24/2010. Course Details Time and Location: TuTh, 9:10-10:30 AM, WEB L112 Course Website
Parallel Programming Lecture 1: Introduction Mary Hall August 24, 2010 1 Course Details Time and Location: TuTh, 9:10-10:30 AM, WEB L112 Course Website - http://www.eng.utah.edu/~cs4961/ Instructor: Mary
More informationCanada : Innovation and Inclusion in the Network Age
Canada : Innovation and Inclusion in the Network Age Michael Binder Assistant Deputy Minister, Spectrum Information Technologies and Telecommunications Industry Canada 300 Slater Street Ottawa, Ontario
More informationLow Power Design Part I Introduction and VHDL design. Ricardo Santos LSCAD/FACOM/UFMS
Low Power Design Part I Introduction and VHDL design Ricardo Santos ricardo@facom.ufms.br LSCAD/FACOM/UFMS Motivation for Low Power Design Low power design is important from three different reasons Device
More informationMarkets for On-Chip and Chip-to-Chip Optical Interconnects 2015 to 2024 January 2015
Markets for On-Chip and Chip-to-Chip Optical Interconnects 2015 to 2024 January 2015 Chapter One: Introduction Page 1 1.1 Background to this Report CIR s last report on the chip-level optical interconnect
More information