A LOW POWER CMOS TRANSCEIVER DESIGN FOR MEDICAL IMPANT COMMUNICATION SERVICE
|
|
- Clyde Evans
- 5 years ago
- Views:
Transcription
1 A LOW POWER CMOS TRANSCEIVER DESIGN FOR MEDICAL IMPANT COMMUNICATION SERVICE Huseyin S Savci, Pin Ying, Zheng Wang and Prof. Numan S. Dogan North Carolina A&T State University An ultra low power CMOS transceiver has been designed for a usage in medical implant communication service devices. The FCC regulated MICS band which is MHz, requires ultra low power transceiver for medical implants. The following section gives a brief description of different sections of transceiver. The schematic and measurement results are included for each sub-block of the transceiver. There are three main section in this transceiver; Receiver, Transmitter and Frequency Synthesizer. 1. RECEIVER The architecture of Ultra Low Power CMOS MICS Homodyne Receiver is shown in Figure 1-1. The direct conversion architecture is selected for its lower power consumption. The communication system was designed to work with FSK modulation scheme. The receiver has LNA, Mixer, Pre-Amplifier, BB Filter, and Limiting Amplifier. The total voltage gain is more than 120 db. This gain is high enough to allow limiting amplifier clip the amplitude of very low power incoming signals (-115 dbm) at VDD. The receiver has tunable bandwidth between 170 khz and 250 khz. The analog circuits at the downconverted path were designed to have lower flicker noise. The receiver uses DC-free modulation scheme which takes care the dc offset problem by ac coupling the signal between blocks. The overall power dissipation is around 4 mw. In order to have low power dissipation and moderate RF performance all of the transistors are biased in moderate inversion region where the device parameters are highly dependent on the process variations. Therefore the process corner analyses are carefully employed to ensure the proper operations of the circuits.
2 Figure 1-1: Complete Receiver Architecture Low Noise Amplifier Figure 1-2 has a circuit topology that is commonly used in the design of CMOS low noise amplifiers. This circuit has an inductive source degenerated input stage to provide both input match and current gain at the resonant frequency. The cascode transistor reduces reverse gain through the amplifier by mitigating the interaction between the input tank and output tank which results increased stability of the circuit. Furthermore, it reduces the Miller effect of C gd of M 1 by presenting a low impedance node at the drain of M 1. The output inductor L d is designed to resonate at w 0 with the node capacitance at the drain node of the cascode transistor. In order to have ultra low power consumption the transistors designed to on border of moderate inversion region. The total power dissipation is about 830 µw. It has power gain of ~12dB and noise figure of 1.3 db.
3 Figure 1-2: Differential LNA After all the measurements are performed the component and trace loss of the PCB has been measured by removing the chip and soldering the semi-rigid coaxial connectors. Then the board losses are de-embedded from the measured gain based on the gain relation formula of cascaded two port networks and de-embedded from the noise figure based on the friis formula. Figure 1-3 and Figure 1-4 shows the measured results of LNA after de-embedding process. Figure 1-3: Measured LNA Small Signal Parameters
4 Noise Figure (db) Noise Figure (db) Frequency (MHz) Frequency (MHz) Figure 1-4: Measured NF of LNA a) before & b) after; de-embedding the PCB and Component Losses Double Balanced Gilbert Mixer A double balanced differential mixer has been designed to be used as direct conversion mixer. The mixer has 7 db conversion gain and consumes only 750 µw. Figure 1-5 shows the schematic drawing of the mixer. Figure 1-5: Double Balanced Gilbert Mixer The mixer measurement is done with Tektronix Active Differential Probe at the IF port. Figure 1-6 shows the down-converted output of the mixer for an RF signal at the
5 input with -30dBm power level. The output is capacitively coupled to the probe. Due to the high pass characterictic of such a coupling, the output reaches its normal value which is -23 dbm after a while. The figure shows that the conversion gain of the mixer is 7 db. Figure 1-6 The IF output spectrum of Mixer for an input RF signal with -30 dbm power Low Voltage High Phase Margin OTA A low voltage, low current, two-stage OTA with a phase margin enhanced commonmode feedback (CMFB) circuit has been designed to be used in the tunable channel select filter. The schematic of OTA is shown in Figure 1-7. The input stage is designed to satisfy the desired bandwidth and noise characteristics whereas the output stage is to drive the resistive and capacitive loads. The input transistor pairs are chosen as wide as possible to lower the flicker noise. To access body terminal of input nmos devices, triple-well transistors were used. The body terminals of these devices are biased with a voltage of V DD/ 2. The resulting forward biased body-source lowers the V T and further increases inversion level. The transistors operates near the weak-moderate inversion level which increases input transconductance, g m, at lower drain current hence the lower power dissipation. The miller compensation capacitors and resistors adjust the unity gain frequency while increasing the phase margin.
6 Figure 1-7 Schematic of Operational Transconductance Amplifier The common-mode feedback circuit designed in this work is composed of transistors M 1A-B-C-D, M 2A-B and M 3A-B. The CMFB circuit senses the DC outputs of OTA, compares it with reference voltage V REF thru the mirrored current and generates an error voltage to bias M 3 and M 4. The change in the bias point of M 3 and M 4 inversely affects the DC output voltage of OTA. This closed loop continuously forces the output voltage to be equal to the reference voltage. The CMFB loop has very high gain. The stability of this loop is ensured by means of C C3 and R C3 which simply enhance the phase margin. The common mode feedback circuit is designed to have accurate output balancing and stable operation. The simulated performance is summarized in Table 1-1. The gain and phase response of the amplifier are shown in Figure 1-8. Table 1-1 Simulated performance parameters of OTA Power Dissipation 86 µw Gain Bandwidth Product MHz OpenLoop DC Gain 70 db Input Noise nv/ Hz Phase Margin 52 CMFB Phase Margin 46 Unity Gain Frequency 20 MHz Dominant Pole Frequency 5.4 khz
7 80 60 Gain Phase Gain (db) Ph (d ) Frequency (Hz) Figure 1-8 Gain and phase response of OTA The individual measurement of OTA has not been performed. The performance of the OTA can be indirectly estimated from the measurement of the filter. Tunable Continuous-Time Low Pass Filter A 5 th order continuous time tunable elliptic low pass filter has been design for channel selection of the receiver. The elliptic filter gives enough attenuation with high selectivity in the stopband. The leap frog configuration is used as shown in Figure 1-9. Vout- Vbias Vbias Vbias Vbias Vout+ Vbias Vbias Vbias Vbias Vbias Vbias Figure 1-9: 5th Order Elliptic Low Pass Filter
8 Figure 1-10 shows the measured frequency response of the filter. The total power consumption is around 480 µw. The filter has digitally assisted tuning range of 80 khz from 170 khz to 250 khz. Figure 1-10: Measured Normalized Gain of Tunable Continuous-Time LPF Limiting Amplifier The final stage in the zero-if receiver before ADC is limiting amplifier. Limiting amplifiers are used when a circuit requires amplitude compression. They supply a good protection for subsequent components by preventing input overdrive and removing the amplitude modulation from frequency modulated signals. The limiting amplifier is cascaded of simple differential amplifiers. The number of amplifier can be determined based on the gain requirement. The amplifiers have high pass filter characteristics at the input which eliminates the DC offset problem. Single stage of limiting amplifier is shown in Figure 1-11.
9 Figure 1-11: Limiting Amplifier Figure 1-12 shows the output waveform of whole receiver so the limiting amplifier for a input of sinusoidal RF signal at 404.2MHz with -80 dbm power. The peaking at falling edge and amplitude imbalance is due to the active calibration error of differential active probe used to measure baseband signal Amplitude (V) Time (µs) Figure 1-12 Measured output waveform of the receiver for a sine RF signal at the input
10 Figure 1-13 shows the die microphotograph of the MICS transceiver. The different building-blocks highlighted. Figure 1-13: Chip photo with sub-block representation A single testboard has been designed for different measurement schemes. Figure 1-14 shows the photo of the testboard. An FR-4 substrate with 31 mil thickness has been used. CPW structure is adopted for RF traces for its compact size.
11 Figure 1-14: Testboard for Receiver Section 2. TRANSMITTER Figure 2-1 shows the transmitter architecture. Compare to the reported MICS architecture [1][2], this transmitter has both nonlinear transmitter path and linear transmitter path. The low power operation is based on the nonlinear transmitter. For the nonlinear transmitter, FSK has been chosen as the fundamental transmit modulation scheme for it is the simplest nonlinear modulation that allows low current circuit design. The linear transmitter allows much higher data rate with linear modulation schemes such as 8 phase shift keying (8PSK). The data rate will be close to the three multiples of channel spacing 300 KHz. The high speed of linear transmitter can be used when high speed transmission such as image is needed. Same as nonlinear transmitter, relatively high efficiency design is needed while ensuring the required linearity and output power.
12 Figure 2-1 Proposed Transmitter Architecture Nonlinear Transmitter The designed class E PA schematic is shown in Figure 2-2 and 2-3. L1 provide DC feed. L2 and C1 provide serial resonance to the load R. C2 is the capacitor parallel to the switching transistor. The ideal nonlinear model could be found in [3][4]. M1, M2 and M3 M4 makes two inverters to buffer the FSK signal from VCO. M5 and M6 is the switch for the class E power amplifier. At 400 MHz, the inductor values are too big to be on chip so that L1,L2, and C1 have to be on board. The ideal value of inductor L1 and L2 is 4.7uH and 1.3 uh. However, commercially available inductors at such big value are having very low self resonant frequency. Therefore, both L1 and L2 can only be 150 nh the maximum. The SPICE model of the 150 nh inductors are shown in Figure 3.1. Because SAW filter could have its impedance to be the same as the optimum load of for 1V, -2dBm PA, which is 100 ohm, the class E PA tank works as impedance matching as well. M7 and M8 block is a process and supply sensor. The drain voltage is used as a negative feedback voltage to bias the body of M6, in order to maintain constant output level of nonlinear transmitter. M6 is a deep N-well device.
13 Figure 2-2 Nonlinear Transmitter Schematics Top Level Figure 2-3 Nonlinear Transmitter Schematics Linear Transmitter Figure 2-4 Linear Transmitter Schematics Top Level
14 Figure 2-5 Linear Transmitter Schematics -Modulator I Branch Vee Figure 2-6 Linear Transmitter Schematics -Push Pull Class-AB PA Figure 2-4, 2-5, and 2-6 are the linear transmitter schematics. Figure 2-4 is the top level test setup and the no external component. Figure 2-5 is the I branches of modulator. Figure 2-6 is the buffer, balun and class AB power stage. Both I and Q branch has a double balanced mixer with differential input and output. Here the tail inverter mixer is used for its more complete switching than Gilbert Cell mixer in this low supply voltage case. The double balance is needed here to suppress the LO to RF leakage. This proposed modulator architecture has potential for even lower
15 supply voltage. Owe to this architecture, active load is possible to have high linearity and high swing. Figure 2-6 shows the push pull classs AB at last stage, a driver before it. The driver M10 is biased with a process and supply sensor M9. The self biased class AB is designed to have 0.5V at gate of M11 and M12. There are many body bias provided. The NMOS body voltage is provided by sensor M7 and M8. The PMOS body voltage is provided by M17 and M18 sensor. The M7 and M8 process sensor is identical to the sensor used for nonlinear PA. This separate sensor is neededd in case the nonlinear sensor can not be place close enough to linear transmitter. Because the transmitter chain has over 20dB output power variation through process corner and supply voltage, it is necessary to control the bias voltage and the body voltage as well. The body bias should also be placed at M3, M4, M10, M11, M12 to compensate the huge variation. Figure 2-8 Test Board for Transmitter Measurement Results Nonlinear Transmitter The nonlinear transmitter measurement results are shown from Figure 2-9. The output is close to pure sine wave. The marker in Figure 2-9 is -2dBm which is the level as designed. When supply voltage varies from 0.9 V to 1.1 V, the output level changes by 3 db. This proves the correct working DBB compensation. The current reads 4.8 ma at this time which is also as designed. The 2 nd order harmonics of the nonlinear transmitter is measured at 30 db below. The measurement results are summarized in Table 2-1.
16 Figure 2-9 Nonlinear Transmitter Output Performance Table 2-1 Nonlinear Transmitter Summarized Measurement Results Measured Comments Output Power -2 dbm As designed Gain Variation As designed +/-1.5dB for +/-10% Proved DBB supply voltage change techniques Current Consumption 4.8 ma As designed 2 nd Order Harmonics -30 db As designed Linear Transmitter The linear transmitter measurement results are shown from Figure 2-10, 2-11 and Figure 2-10 is the time domain waveform, but with long time duration to show the modulated signal beating at 100 KHz. The marker in Figure 2-11 for the signal output level reads -16 dbm which is 7dB lower as designed. This is due to the less optimization in layout to minimize the parasitics for the transistors. When supply voltage varies from 0.9 V to 1.1 V, the output level changes by 3 db. This proves the correct working DBB compensation for linear transmitter as well. The current reads 6.2 ma at this time which is also as designed. Figure 11 also shows the sideband level and LO leakage level. The good sideband suppression proves I and Q branch are matched pretty well [5]. Most importantly, Figure 11 shows very good linearity of the modulator for its diode loading approach. The 3 rd products are 30 db below. The 2 nd order harmonics of the nonlinear transmitter is measured at 18 db below as in Figure 12 and will be filtered. The linear transmitter measurement results are summarized in Table 2-2.
17 Figure 2-10 Linear Transmitter Output Beat Figure 2-11 Linear Transmitter Output Spectrum Figure 2-12 Linear Transmitter Output Harmonics
18 Table 2-2 Linear Transmitter Summarized Measurement Results Measured Comments Output Power -16 dbm Known issue due to less optimized layout parasitics Gain Variation +/-1.5dB for +/-10% supply voltage change As designed Proved DBB techniques Current Consumption 6.2 ma As designed Linearity -30 db As designed Sideband Suppression LO Leakage -20 db without calibration -15 db without calibration As designed As designed 2 nd Order Harmonics -18 db To be filtered 3. FREQUENCY SYNTHESIZER The frequency synthesizer is shown in Figure 3-1. It includes prescaler, type-ii Charge Pump Phase Lock Loop, and the VCO with DBB (Dynamic Body Biasing) technique. A VCO without DBB technique will be a counterpart to be a comparison. According to the specification of MICS (Medical Implant Communications Services), and the frequency plan and scheme for the receiver and the transmitter, the comparison frequency will be 100 khz. The frequency range is defined by FCC, which is 402 MHz to 405 MHz. 10 channels will be assigned, therefore, each channel will have 300 KHz channel spacing. Since the spacing consuming and peak Q value for this frequency range, the VCO will oscillate at twice of the actual frequency, which is 804 MHz to 810 MHz. And considering the nonlinearity tuning in VCO, the tuning frequency will be a little bit more than twice wider, which becomes the 800 MHz to 814 MHz. Thus, the prescaler should have the division ratio of 8000 or so. The schematic of the prescaler is shown in the box in Figure 3-1.
19 XTAL Ref. 1/120 Divider External Phase Lock Loop for MICS 100KHz PFD Up Down CP LP 0.8 GHz VCO with Dynamic Body Biasing L1 L2 Prescaler ½ Divider R2 C1 C2 C3 M1 R1 P1 fin Divide by N / (N+1) Modulus Control S Counter P Counter Reset fout Buffer R3 gnd Sense and Feedback Circuits Prescaler Figure 3-1 The block diagram of the Frequency Synthesizer. To select the frequency, P-Counter will have the division ratio of The N/N+1 divider sets the N of 4. An S-Counter will set the selection of 60. Therefore, the step frequency generated will be 100 KHz. The output signals of VCO will be divided by two. It not only creates the center frequency in the range of 402 MHz to 405 MHz, but also generates the quadrate signals for mixers both in receiver path and transmitter path. So the quadrate signals will have the step of 50 khz, which is suitable either for the FSK balloon signals and MSK center frequency selection. VCO with Dynamic Body Biasing (DBB) Vdd Channel Selection fin = (NP + S) fout Where N = 4, P = 2010, and S = I & Q To Mixer The CMOS LC VCO design has significant potential for ultra-low-power applications. Figure 3-2 shows the LC VCO design that employs the current reuse technique. NMOS and PMOS transistors in Figure 3-2 form the cross-coupled pair that generates the negative impedance. The current reuse technique yields the voltage control oscillator operating at very low power consumption, low supply voltage. The VCO has a superior phase noise performance and almost rail-to-rail output swings. However, this VCO architecture has a drawback for practical implementation, namely the sensitivity of drain current to process and supply voltage variations. Simulation results show the current consumptions for different process corners and the ±10 percent supply voltage variation. We observed that the current consumption is very sensitive to the process variations namely slow-slow (SS) mode, nominal case (TT), and fast-fast (FF) mode. Current consumption deviates more than twice for a 10% change in supply voltage.
20 Compared with the worst cases, the two extreme corners, such as left upper corner and right lower corner, there is more than 20 times difference in the current (60 µa and 1.2 ma). The current is merely determined by the size (W/L ratio) of N- & P- MOS pair, VDD, and the process parameters. There is nothing to restrict the current (i.e., tail current source in diff. pairs). Figure 3-2 CMOS LC VCO design with current reuse technique. We employ the LC VCO design in Figure 3-1 that uses dynamic body biasing to reduce the variations of drain current to process corners and supply voltage variations. A small-value resistor R 3 plays the role of current sensor. The sensed drain current is converted to voltage and then will be amplified. The AC component in the signal will be filtered out. The feedback circuit finally will produce a pair of DC voltages that are used to bias the bodies of nmos and pmos transistors. The sense and feedback circuits are formed by multi-stage amplifiers and low-pass filters. The sensed signal is relatively small (few milli-volts) and has the oscillation components. Thus, the filter removes the AC components. In order to control the body of the nmos, M 1 is implemented as a triple well NFET. When the current in VCO core increases, the sensed voltage rises up initially. Outputs of the negative feedback circuit would move up or down to shift the threshold voltages of NMOS and PMOS to counteract the initial current increase in the VCO core. There are limitations for these two bias voltages. Since the body-source junction becomes forward biased for V SB > 0.6 V current is injected into the body terminal of the MOSFET which is undesirable.
21 The simulation results for the proposed VCO with dynamic body biasing are shown in Table 3-3. Compared to the results in Table 3-1, we observe that sensitivity of the drain current to process and supply voltage variations are much reduced. Figure 3-4 Test Board for Frequency Synthesizer The transient response is shown in Figure 3-5. Figure 3-5. The transient waveform of one of outputs at VCO.
22 Figure 3-6 center frequency of 937MHz for bits of 00. Figure 3-7 center frequency of 948MHz for bits of 11. The center frequency measured on one test board is 937MHz, which is 130MHz or so higher than what the target is. The coarse tuning only brings 2MHz each step. Figure 3-6 and 3-7 show the center frequency of 937MHz for bits of 00, the lowest frequency and 944.8MHz for bits of 11, the highest frequency. Early when the VCO was designed, such problem has already been existing. When the layout was extracted for post-layout simulation, the switches options for the parasitics extraction were available. If the different switches were selected, the center frequency of VCO could vary more than 120MHz. Although there are two switches were recommended, the other switches are still not clearly described. And the simulation on the schematic also has more than tens of
23 MHz frequency difference. Since in the Medical Implant Communications Services, the frequency range is narrow. The fine tuning should only cover the frequency plan and sort of narrow guard band to avoid the nonlinearity of the varactors in the tuning range. Therefore, 2-bit coarse tuning was applied to cover the center frequency shift due to parasitics. But the same problem of the parasitics estimation on those capacitors happens again. The center frequency is very sensitive to the exact values of LC tank and the parasitics. Based on the performance of the silicon results, those values including LC tank, coarse-tuning capacitors, and fine-tuning capacitors were all underestimated. That results all values smaller in reality. So such large shift on the center frequency is explainable. And why both coarse tuning range and fine tuning range are narrower is understandable. The phase noise measurement of VCO with Dynamic Body Biasing is also shown in Figure 3-8. The phase noise at 1 MHz offset from MHz shifted carrier frequency is dBc/Hz, which is a good phase noise performance for such low power consumption level. Figure 3-8 Phase noise performance for VCO with DBB
24 Table 3-1 shows what the current consumption for these two VCOs are. They are so much different. It indicates that the VCO with DBB technology well controls the variation of current consumption from power supply. The consumption is including some needed for the package such as clamps, which burns more current than simulation without package information. But its counterpart does not although it is burning the same extra current. The VCO without DBB varies current consumption much just as what we expected. When the power supply drops down to around 0.85V, the VCO with DBB stops oscillation. It is what we expected too since the cross-coupled MOSFET pair forming a cascode topology when both of them are on consuming at least 2V TH, which they are added together to around 0.85V. Table 3-1. Comparison of Current Consumption for two VCOs VCC 0.9V 1.0V 1.1V VCO w/ DBB 802µA 854 µa 952µA VCO w/o DBB 1.57mA 3.97mA 6.07mA Since we could not tune the center frequency to wanted band, we only could measure the rest of the PLL blocks separately. The prescaler is a frequency divider with a factor more than The performance of this block is good. Figure 3-9 shows the frequency detected at the output Fbk, which indicates a frequency of 100 khz exactly. Changing the division ratio when changing the input frequency simultaneously, we got the same performance. And as predicted, the duty cycle is 50 percent. The part of PFD and charge pump has not done yet since a two tune function generator is needed to have two correlated signals.
25 Figure 3-9 The output frequency at test node of Fbk. ACKNOWLEDGEMENT The authors would like to thank MOSIS for the helps on Process Design Kit during the course of this research and the fabrication grant of the chip on Aug 20, 2007 at IBM 7RF fabrication run. We d also like to acknowledge the Cadence Design Systems for supplying the Cadence Software under Cadence University Program. REFERENCES [1] A. Tekin, M.R.Yuce, W.Liu, A Low Power MICS Band Transceiver Architecture for Implantable Devices, Conference Proceedings, IEEE WAMI 2005, Clearwater, FL. [2] A. Tekin, M.R.Yuce, J. Shabani, W.Liu, A Low Power FSK modulator/demodulator for an MICS Band Transceiver, Radio and Wireless Symposium, Jan 2006 IEEE, pp [3] Class E- A New Class of High-Efficiency Tuned Single-End Switching Power Amplifiers Nathan O Sokal and Alan D.Sokal, IEEE Journal of Solid state Circuits, Vol. SC-10, No.3, June, 1975 [4] Steve Cripps, RF Power Amplifiers for Wireless Communications, Artech House 1999, pp [5] RF Micro Devices, Application Notes, AN0001, 1997
Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell
1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature
More informationCHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN
93 CHAPTER 4 ULTRA WIDE BAND LOW NOISE AMPLIFIER DESIGN 4.1 INTRODUCTION Ultra Wide Band (UWB) system is capable of transmitting data over a wide spectrum of frequency bands with low power and high data
More informationA 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator*
WP 23.6 A 2.6GHz/5.2GHz CMOS Voltage-Controlled Oscillator* Christopher Lam, Behzad Razavi University of California, Los Angeles, CA New wireless local area network (WLAN) standards have recently emerged
More informationRF Integrated Circuits
Introduction and Motivation RF Integrated Circuits The recent explosion in the radio frequency (RF) and wireless market has caught the semiconductor industry by surprise. The increasing demand for affordable
More informationFully integrated CMOS transmitter design considerations
Semiconductor Technology Fully integrated CMOS transmitter design considerations Traditionally, multiple IC chips are needed to build transmitters (Tx) used in wireless communications. The difficulty with
More informationChapter 6. Case Study: 2.4-GHz Direct Conversion Receiver. 6.1 Receiver Front-End Design
Chapter 6 Case Study: 2.4-GHz Direct Conversion Receiver The chapter presents a 0.25-µm CMOS receiver front-end designed for 2.4-GHz direct conversion RF transceiver and demonstrates the necessity and
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationPART MAX2605EUT-T MAX2606EUT-T MAX2607EUT-T MAX2608EUT-T MAX2609EUT-T TOP VIEW IND GND. Maxim Integrated Products 1
19-1673; Rev 0a; 4/02 EVALUATION KIT MANUAL AVAILABLE 45MHz to 650MHz, Integrated IF General Description The are compact, high-performance intermediate-frequency (IF) voltage-controlled oscillators (VCOs)
More informationDesign of High-Speed Op-Amps for Signal Processing
Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS
More informationISSCC 2006 / SESSION 33 / MOBILE TV / 33.4
33.4 A Dual-Channel Direct-Conversion CMOS Receiver for Mobile Multimedia Broadcasting Vincenzo Peluso, Yang Xu, Peter Gazzerro, Yiwu Tang, Li Liu, Zhenbiao Li, Wei Xiong, Charles Persico Qualcomm, San
More informationA 3-10GHz Ultra-Wideband Pulser
A 3-10GHz Ultra-Wideband Pulser Jan M. Rabaey Simone Gambini Davide Guermandi Electrical Engineering and Computer Sciences University of California at Berkeley Technical Report No. UCB/EECS-2006-136 http://www.eecs.berkeley.edu/pubs/techrpts/2006/eecs-2006-136.html
More informationCHAPTER 3 CMOS LOW NOISE AMPLIFIERS
46 CHAPTER 3 CMOS LOW NOISE AMPLIFIERS 3.1 INTRODUCTION The Low Noise Amplifier (LNA) plays an important role in the receiver design. LNA serves as the first block in the RF receiver. It is a critical
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.2 20.2 A Digitally Calibrated 5.15-5.825GHz Transceiver for 802.11a Wireless LANs in 0.18µm CMOS I. Bouras 1, S. Bouras 1, T. Georgantas
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationLow voltage LNA, mixer and VCO 1GHz
DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a
More informationHot Topics and Cool Ideas in Scaled CMOS Analog Design
Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,
More informationSP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver
SP 22.3: A 12mW Wide Dynamic Range CMOS Front-End for a Portable GPS Receiver Arvin R. Shahani, Derek K. Shaeffer, Thomas H. Lee Stanford University, Stanford, CA At submicron channel lengths, CMOS is
More informationHighly linear common-gate mixer employing intrinsic second and third order distortion cancellation
Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Mahdi Parvizi a), and Abdolreza Nabavi b) Microelectronics Laboratory, Tarbiat Modares University, Tehran
More informationDESIGN OF 2.4 GHZ LOW POWER CMOS TRANSMITTER FRONT END
Volume 117 No. 16 2017, 685-694 ISSN: 1311-8080 (printed version); ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu DESIGN OF 2.4 GHZ LOW POWER CMOS TRANSMITTER FRONT END 1 S.Manjula,
More informationA Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1
IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 01, 2014 ISSN (online): 2321-0613 A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power
More informationDesign of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh
Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh Abstract A 5GHz low power consumption LNA has been designed here for the receiver front end using 90nm CMOS technology.
More informationDesigning a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004
Designing a 960 MHz CMOS LNA and Mixer using ADS EE 5390 RFIC Design Michelle Montoya Alfredo Perez April 15, 2004 The University of Texas at El Paso Dr Tim S. Yao ABSTRACT Two circuits satisfying the
More informationEVALUATION KIT AVAILABLE 10MHz to 1050MHz Integrated RF Oscillator with Buffered Outputs. Typical Operating Circuit. 10nH 1000pF MAX2620 BIAS SUPPLY
19-1248; Rev 1; 5/98 EVALUATION KIT AVAILABLE 10MHz to 1050MHz Integrated General Description The combines a low-noise oscillator with two output buffers in a low-cost, plastic surface-mount, ultra-small
More information1GHz low voltage LNA, mixer and VCO
DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance low-power communication systems from 800-1200MHz. The low-noise preamplifier has a
More information6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators
6.776 High Speed Communication Circuits and Systems Lecture 14 Voltage Controlled Oscillators Massachusetts Institute of Technology March 29, 2005 Copyright 2005 by Michael H. Perrott VCO Design for Narrowband
More informationQuiz2: Mixer and VCO Design
Quiz2: Mixer and VCO Design Fei Sun and Hao Zhong 1 Question1 - Mixer Design 1.1 Design Criteria According to the specifications described in the problem, we can get the design criteria for mixer design:
More informationA 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE MICHAEL PETERS. B.S., Kansas State University, 2009 A REPORT
A 2.4 GHZ RECEIVER IN SILICON-ON-SAPPHIRE by MICHAEL PETERS B.S., Kansas State University, 2009 A REPORT submitted in partial fulfillment of the requirements for the degree MASTER OF SCIENCE Department
More informationNEW WIRELESS applications are emerging where
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,
More informationSiNANO-NEREID Workshop:
SiNANO-NEREID Workshop: Towards a new NanoElectronics Roadmap for Europe Leuven, September 11 th, 2017 WP3/Task 3.2 Connectivity RF and mmw Design Outline Connectivity, what connectivity? High data rates
More informationA 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption
A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive
More informationECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier
ECEN 474/704 Lab 8: Two-Stage Miller Operational Amplifier Objective Design, simulate and test a two-stage operational amplifier Introduction Operational amplifiers (opamp) are essential components of
More informationSession 3. CMOS RF IC Design Principles
Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion
More informationPackage and Pin Assignment SSOP-6 (0.64mm pitch) OSCIN OSCOUT TXEN 3 VSS 4 TXOUT 5 VSS 6 7 MODIN 8 HiMARK SW DO RES RESB VREFP VSS Symbol
Low Power ASK Transmitter IC HiMARK Technology, Inc. reserves the right to change the product described in this datasheet. All information contained in this datasheet is subject to change without prior
More informationTHE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL
THE BASIC BUILDING BLOCKS OF 1.8 GHZ PLL IN CMOS TECHNOLOGY L. Majer, M. Tomáška,V. Stopjaková, V. Nagy, and P. Malošek Department of Microelectronics, Slovak Technical University, Ilkovičova 3, Bratislava,
More informationA 5 GHz CMOS Low Power Down-conversion Mixer for Wireless LAN Applications
Proceedings of the 5th WSEAS Int. Conf. on CIRCUITS, SYSTES, ELECTRONICS, CONTROL & SIGNAL PROCESSING, Dallas, USA, November 1-, 2006 26 A 5 GHz COS Low Power Down-conversion ixer for Wireless LAN Applications
More informationChapter 5. Operational Amplifiers and Source Followers. 5.1 Operational Amplifier
Chapter 5 Operational Amplifiers and Source Followers 5.1 Operational Amplifier In single ended operation the output is measured with respect to a fixed potential, usually ground, whereas in double-ended
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationI. INTRODUCTION. Architecture of PLL-based integer-n frequency synthesizer. TABLE I DIVISION RATIO AND FREQUENCY OF ALL CHANNELS, N =16, P =16
320 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 56, NO. 2, FEBRUARY 2009 A 5-GHz CMOS Frequency Synthesizer With an Injection-Locked Frequency Divider and Differential Switched Capacitors
More informationCHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations
CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence
More informationA 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.6, NO.4, DECEMBER, 2006 281 A 10-GHz CMOS LC VCO with Wide Tuning Range Using Capacitive Degeneration Tae-Geun Yu, Seong-Ik Cho, and Hang-Geun Jeong
More informationTechnical Article A DIRECT QUADRATURE MODULATOR IC FOR 0.9 TO 2.5 GHZ WIRELESS SYSTEMS
Introduction As wireless system designs have moved from carrier frequencies at approximately 9 MHz to wider bandwidth applications like Personal Communication System (PCS) phones at 1.8 GHz and wireless
More information6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators
6.976 High Speed Communication Circuits and Systems Lecture 11 Voltage Controlled Oscillators Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott VCO Design for Wireless
More informationA Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP
10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationd. Can you find intrinsic gain more easily by examining the equation for current? Explain.
EECS140 Final Spring 2017 Name SID 1. [8] In a vacuum tube, the plate (or anode) current is a function of the plate voltage (output) and the grid voltage (input). I P = k(v P + µv G ) 3/2 where µ is a
More informationTransconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach
770 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 6, JUNE 2002 Transconductance Amplifier Structures With Very Small Transconductances: A Comparative Design Approach Anand Veeravalli, Student Member,
More informationReceiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
More informationLecture 20: Passive Mixers
EECS 142 Lecture 20: Passive Mixers Prof. Ali M. Niknejad University of California, Berkeley Copyright c 2005 by Ali M. Niknejad A. M. Niknejad University of California, Berkeley EECS 142 Lecture 20 p.
More informationRevision History. Contents
Revision History Ver. # Rev. Date Rev. By Comment 0.0 9/15/2012 Initial draft 1.0 9/16/2012 Remove class A part 2.0 9/17/2012 Comments and problem 2 added 3.0 10/3/2012 cmdmprobe re-simulation, add supplement
More informationISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9
ISSCC 2006 / SESSION 11 / RF BUILDING BLOCKS AND PLLS / 11.9 11.9 A Single-Chip Linear CMOS Power Amplifier for 2.4 GHz WLAN Jongchan Kang 1, Ali Hajimiri 2, Bumman Kim 1 1 Pohang University of Science
More informationA Low Phase Noise LC VCO for 6GHz
A Low Phase Noise LC VCO for 6GHz Mostafa Yargholi 1, Abbas Nasri 2 Department of Electrical Engineering, University of Zanjan, Zanjan, Iran 1 yargholi@znu.ac.ir, 2 abbas.nasri@znu.ac.ir, Abstract: This
More informationSA620 Low voltage LNA, mixer and VCO 1GHz
INTEGRATED CIRCUITS Low voltage LNA, mixer and VCO 1GHz Supersedes data of 1993 Dec 15 2004 Dec 14 DESCRIPTION The is a combined RF amplifier, VCO with tracking bandpass filter and mixer designed for high-performance
More informationALTHOUGH zero-if and low-if architectures have been
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes
More information2005 IEEE. Reprinted with permission.
P. Sivonen, A. Vilander, and A. Pärssinen, Cancellation of second-order intermodulation distortion and enhancement of IIP2 in common-source and commonemitter RF transconductors, IEEE Transactions on Circuits
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More information5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE a/b/g WLAN
5.5: A 3.2 to 4GHz, 0.25µm CMOS Frequency Synthesizer for IEEE 802.11a/b/g WLAN Manolis Terrovitis, Michael Mack, Kalwant Singh, and Masoud Zargari 1 Atheros Communications, Sunnyvale, California 1 Atheros
More informationThe CYF115 transmitter solution is ideal for industrial and consumer applications where simplicity and form factor are important.
CYF115 Datasheet 300M-450MHz RF Transmitter General Description The CYF115 is a high performance, easy to use, single chip ASK Transmitter IC for remote wireless applications in the 300 to 450MHz frequency
More informationBluetooth Receiver. Ryan Rogel, Kevin Owen I. INTRODUCTION
1 Bluetooth Receiver Ryan Rogel, Kevin Owen Abstract A Bluetooth radio front end is developed and each block is characterized. Bits are generated in MATLAB, GFSK endcoded, and used as the input to this
More informationA 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique
Matsuzawa Lab. Matsuzawa & Okada Lab. Tokyo Institute of Technology A 20GHz Class-C VCO Using Noise Sensitivity Mitigation Technique Kento Kimura, Kenichi Okada and Akira Matsuzawa (WE2C-2) Matsuzawa &
More informationDesign of an RF CMOS Power Amplifier for Wireless Sensor Networks
University of Arkansas, Fayetteville ScholarWorks@UARK Theses and Dissertations 5-2012 Design of an RF CMOS Power Amplifier for Wireless Sensor Networks Hua Pan University of Arkansas, Fayetteville Follow
More informationPROJECT ON MIXED SIGNAL VLSI
PROJECT ON MXED SGNAL VLS Submitted by Vipul Patel TOPC: A GLBERT CELL MXER N CMOS AND BJT TECHNOLOGY 1 A Gilbert Cell Mixer in CMOS and BJT technology Vipul Patel Abstract This paper describes a doubly
More informationECEN 474/704 Lab 7: Operational Transconductance Amplifiers
ECEN 474/704 Lab 7: Operational Transconductance Amplifiers Objective Design, simulate and layout an operational transconductance amplifier. Introduction The operational transconductance amplifier (OTA)
More informationHong Kong University of Science and Technology. A 2-V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Receivers
Hong Kong University of Science and Technology A -V 900-MHz Monolithic CMOS Dual-Loop Frequency Synthesizer for GSM Receivers A thesis submitted to The Hong Kong University of Science and Technology in
More informationDesign of Analog CMOS Integrated Circuits
Design of Analog CMOS Integrated Circuits Behzad Razavi Professor of Electrical Engineering University of California, Los Angeles H Boston Burr Ridge, IL Dubuque, IA Madison, WI New York San Francisco
More informationDesign Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage
Design Analysis and Performance Comparison of Low Power High Gain 2nd Stage Differential Amplifier Along with 1st Stage Sadeque Reza Khan Department of Electronic and Communication Engineering, National
More informationKeywords: ISM, RF, transmitter, short-range, RFIC, switching power amplifier, ETSI
Maxim > Design Support > Technical Documents > Application Notes > Wireless and RF > APP 4929 Keywords: ISM, RF, transmitter, short-range, RFIC, switching power amplifier, ETSI APPLICATION NOTE 4929 Adapting
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationDesign and Simulation of Low Voltage Operational Amplifier
Design and Simulation of Low Voltage Operational Amplifier Zach Nelson Department of Electrical Engineering, University of Nevada, Las Vegas 4505 S Maryland Pkwy, Las Vegas, NV 89154 United States of America
More informationINVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT
INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT ABSTRACT: This paper describes the design of a high-efficiency energy harvesting
More informationCMOS RFIC Design for Direct Conversion Receivers. Zhaofeng ZHANG Supervisor: Dr. Jack Lau
CMOS RFIC Design for Direct Conversion Receivers Zhaofeng ZHANG Supervisor: Dr. Jack Lau Outline of Presentation Background Introduction Thesis Contributions Design Issues and Solutions A Direct Conversion
More informationGlossary of VCO terms
Glossary of VCO terms VOLTAGE CONTROLLED OSCILLATOR (VCO): This is an oscillator designed so the output frequency can be changed by applying a voltage to its control port or tuning port. FREQUENCY TUNING
More informationLong Range Passive RF-ID Tag With UWB Transmitter
Long Range Passive RF-ID Tag With UWB Transmitter Seunghyun Lee Seunghyun Oh Yonghyun Shim seansl@umich.edu austeban@umich.edu yhshim@umich.edu About RF-ID Tag What is a RF-ID Tag? An object for the identification
More information1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications
1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications Ashish Raman and R. K. Sarin Abstract The monograph analysis a low power voltage controlled ring oscillator, implement using
More informationW-CDMA Upconverter and PA Driver with Power Control
19-2108; Rev 1; 8/03 EVALUATION KIT AVAILABLE W-CDMA Upconverter and PA Driver General Description The upconverter and PA driver IC is designed for emerging ARIB (Japan) and ETSI-UMTS (Europe) W-CDMA applications.
More informationTHE rapid growth of portable wireless communication
1166 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 8, AUGUST 1997 A Class AB Monolithic Mixer for 900-MHz Applications Keng Leong Fong, Christopher Dennis Hull, and Robert G. Meyer, Fellow, IEEE Abstract
More informationAVoltage Controlled Oscillator (VCO) was designed and
1 EECE 457 VCO Design Project Jason Khuu, Erik Wu Abstract This paper details the design and simulation of a Voltage Controlled Oscillator using a 0.13µm process. The final VCO design meets all specifications.
More information95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS
95GHz Receiver with Fundamental Frequency VCO and Static Frequency Divider in 65nm Digital CMOS Ekaterina Laskin, Mehdi Khanpour, Ricardo Aroca, Keith W. Tang, Patrice Garcia 1, Sorin P. Voinigescu University
More informationDesign and Layout of a X-Band MMIC Power Amplifier in a Phemt Technology
Design and Layout of a X-Band MMIC Power Amplifier in a Phemt Technology Renbin Dai, and Rana Arslan Ali Khan Abstract The design of Class A and Class AB 2-stage X band Power Amplifier is described in
More information12.92 GHz to GHz MMIC VCO with Half Frequency Output HMC1169
Data Sheet 12.92 GHz to 14.07 GHz MMIC VCO with Half Frequency Output FEATURES Dual output frequency range fout = 12.92 GHz to 14.07 GHz fout/2 = 6.46 GHz to 7.035 GHz Output power (POUT): 11.5 dbm SSB
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5 20.5 A 2.4GHz CMOS Transceiver and Baseband Processor Chipset for 802.11b Wireless LAN Application George Chien, Weishi Feng, Yungping
More informationKeywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System
Maxim > Design Support > Technical Documents > User Guides > APP 3910 Keywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System USER GUIDE 3910 User's
More informationA Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier
A Novel Design of Low Voltage,Wilson Current Mirror based Wideband Operational Transconductance Amplifier Kehul A. Shah 1, N.M.Devashrayee 2 1(Associative Prof., Department of Electronics and Communication,
More informationA-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer
, pp.94-98 http://dx.doi.org/1.14257/astl.216.135.24 A-1.8V Operation Switchable Direct-Conversion Receiver with sub-harmonic mixer Mi-young Lee 1 1 Dept. of Electronic Eng., Hannam University, Ojeong
More informationA Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications
A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi Okada, and Akira Matsuzawa Tokyo Institute
More informationVCO Design Project ECE218B Winter 2011
VCO Design Project ECE218B Winter 2011 Report due 2/18/2011 VCO DESIGN GOALS. Design, build, and test a voltage-controlled oscillator (VCO). 1. Design VCO for highest center frequency (< 400 MHz). 2. At
More informationRFIC DESIGN EXAMPLE: MIXER
APPENDIX RFI DESIGN EXAMPLE: MIXER The design of radio frequency integrated circuits (RFIs) is relatively complicated, involving many steps as mentioned in hapter 15, from the design of constituent circuit
More informationFrequency Synthesizers for RF Transceivers. Domine Leenaerts Philips Research Labs.
Frequency Synthesizers for RF Transceivers Domine Leenaerts Philips Research Labs. Purpose Overview of synthesizer architectures for RF transceivers Discuss the most challenging RF building blocks Technology
More informationA CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver. Hamid Rategh
A CMOS Frequency Synthesizer with an Injection-Locked Frequency Divider for a 5 GHz Wireless LAN Receiver Hamid Rategh Center for Integrated Systems Stanford University OUTLINE Motivation Introduction
More informationCMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz
CMOS Dual Band Receiver GSM 900-Mhz / DSS-GSM1800-GHz By : Dhruvang Darji 46610334 Transistor integrated Circuit A Dual-Band Receiver implemented with a weaver architecture with two frequency stages operating
More information433MHz front-end with the SA601 or SA620
433MHz front-end with the SA60 or SA620 AN9502 Author: Rob Bouwer ABSTRACT Although designed for GHz, the SA60 and SA620 can also be used in the 433MHz ISM band. The SA60 performs amplification of the
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More information10MHz to 1050MHz Integrated RF Oscillator with Buffered Outputs
9-24; Rev 2; 2/02 EVALUATION KIT AVAILABLE 0MHz to 050MHz Integrated General Description The combines a low-noise oscillator with two output buffers in a low-cost, plastic surface-mount, ultra-small µmax
More informationDesign of a Low Noise Amplifier using 0.18µm CMOS technology
The International Journal Of Engineering And Science (IJES) Volume 4 Issue 6 Pages PP.11-16 June - 2015 ISSN (e): 2319 1813 ISSN (p): 2319 1805 Design of a Low Noise Amplifier using 0.18µm CMOS technology
More informationOperational Amplifiers
CHAPTER 9 Operational Amplifiers Analog IC Analysis and Design 9- Chih-Cheng Hsieh Outline. General Consideration. One-Stage Op Amps / Two-Stage Op Amps 3. Gain Boosting 4. Common-Mode Feedback 5. Input
More informationA Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.3, JUNE, 2014 http://dx.doi.org/10.5573/jsts.2014.14.3.331 A Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique
More informationDownloaded from edlib.asdf.res.in
ASDF India Proceedings of the Intl. Conf. on Innovative trends in Electronics Communication and Applications 2014 242 Design and Implementation of Ultrasonic Transducers Using HV Class-F Power Amplifier
More informationAtypical op amp consists of a differential input stage,
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 33, NO. 6, JUNE 1998 915 Low-Voltage Class Buffers with Quiescent Current Control Fan You, S. H. K. Embabi, and Edgar Sánchez-Sinencio Abstract This paper presents
More informationLow Flicker Noise Current-Folded Mixer
Chapter 4 Low Flicker Noise Current-Folded Mixer The chapter presents a current-folded mixer achieving low 1/f noise for low power direct conversion receivers. Section 4.1 introduces the necessity of low
More information