Analog and Telecommunication Electronics
|
|
- Florence Haynes
- 5 years ago
- Views:
Transcription
1 Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D4 - Signal conditioning» Protection circuits» Amplifiers» Anti-aliasing filter» Multiplexer» Sample/Hold AY /04/ ATLCE - D DDC 2016 DDC 1
2 Lesson D4: signal conditioning Overall conversion system design Signal conditioning Protection circuits Anti-aliasing filters (parameters) Multiplexer Sample/Hold circuits, Sampling jitter noise Total system error (ENOB) Other parameters: SFDR, SINAD, THD References: Elettronica per Telecom.: Filtro anti-alias; 4.4 Circuiti S/H Design with Op Amp : 9.7 S/H amplifiers 16/04/ ATLCE - D DDC 2016 DDC 2
3 A/D/A system block diagram Conditioning Acquisition P protezione Protection ADC chain DAC chain 16/04/ ATLCE - D DDC 2016 DDC 3
4 Complete ADC chain Input protection circuits Block signals which may damage the other circuits Amplifier Make signal level compatible with ADCF input range Optimize SNRq Anti-alias filter Makes signal bandwidth compatible with sampling rate Multiplexer (for multiple channel systems) Sample/Hold or Track Hold Sampling (discretize in the time axis) A/D Converter Quantization (discretize in the amplitude axis) 16/04/ ATLCE - D DDC 2016 DDC 4
5 Multiple channel system Control signals 16/04/ ATLCE - D DDC 2016 DDC 5
6 Input protection circuits Signal from the field: Electrostatic charges EMI, noise Direct contacts (unplanned) Need to limit input voltage within safe limits, to avoid damage to the system Input protection circuits Diode clamp Special devices (zener diodes, varistor, ) 16/04/ ATLCE - D DDC 2016 DDC 6
7 Input operating range The safe (no damage) input range Vi MAX -Vi MIN depends from the power supply Val. Vi MAX V V AL+ With power off, Val = 0!! Vi MIN V AL- 16/04/ ATLCE - D DDC 2016 DDC 7
8 Amplitude limiter A unit with nonlinear (clipping) transfer function limits input voltage between Vmax and Vmin Vmax Vmax V i Vmin Vmin Vi 16/04/ ATLCE - D DDC 2016 DDC 8
9 Amplitude limiting circuit Clamp towards power supply V AL+ V OUT limited between Val+ and Val- V IN V OUT V AL- Zener diodes to GND V IN V OUT V OUT limited to zener voltage GND Specific devices V OUT limited by V(I) of Z V IN GND Z V OUT In all circuits, the resistance R limits the input current when the protection is active 16/04/ ATLCE - D DDC 2016 DDC 9
10 Test: design of protection circuit Design R for a Zener protection circuit with the following specs: protection from contacts towards ± 500 V, any duration maximum zener power dissipation 5 W Evaluate value and power of R V IN V OUT GND 16/04/ ATLCE - D DDC 2016 DDC 10
11 Lesson D4: signal conditioning Protection circuits Differential and instrumentation amplifiers Anti-aliasing filters (parameters) Multiplexer Sample/Hold circuits Parameters Basic circuits Total system error (ENOB) 16/04/ ATLCE - D DDC 2016 DDC 11
12 ADC input dynamic The A/D converter has an input dynamic range unipolar: 0... S, 0 5 V, 0 10 V bipolar: -S/2 + S/ V, V To get maximum SNRq the signal must fill all the usable input dynamic range amplifier (o attenuator) level shifter (bipolar/unipolar) Match signal level to system (ADC) dynamic range 16/04/ ATLCE - D DDC 2016 DDC 12
13 Signal types The ADC accepts specific signal types voltage or current (V/I) single ended or differential (S/D) The unit which matches the dynamic range and the signal type is the conditioning amplifier Many configurations: V V, V I, I I, I V S S, S D, D S, D D 16 choices + gain! 16/04/ ATLCE - D DDC 2016 DDC 13
14 Voltage amplifier Single-ended voltage amplifier Op. Amp. With feedback A V high Zi V V U» Rs does not affect A V»low Ru» Rc does not affect A V I R R Rs V S V d + V I - A d V E R 1 R 2 V U Rc 16/04/ ATLCE - D DDC 2016 DDC 14
15 Transresistance amplifier Current-to-voltage converter V U I R I M I M R M I I I- - I I V d + A.O. V U 16/04/ ATLCE - D DDC 2016 DDC 15
16 Single-ended and differential signals single-ended signal noise Signal + noise Differential signal noise (common mode) Differential signal 16/04/ ATLCE - D DDC 2016 DDC 16
17 Differential signals Differential signals are protected from common mode noise Differential signals do not emit noise Some transducers have differential outputs Fast A/D converters operate with differential input signals To handle differential signals: Single-ended / differential converters Differential amplifiers Instrumentation amplifiers 16/04/ ATLCE - D DDC 2016 DDC 17
18 Common mode rejection A differential amplifier must : Amplify differential signals by a known amount A D Keep common mode signals at a low level: low A C ( 0) The key parameter is the A D /A C ratio A D /A C CMRR (Common Mode Rejection Ratio) Ideal: CMRR 16/04/ ATLCE - D DDC 2016 DDC 18
19 Differential and common mode signals V U = A 1 V 1 -A 2 V 2 = A D V D + A C V C V U = A D (V 1 -V 2 ) + A C (V 1 +V 2 )/2 V D = V 1 -V 2 V C = (V 2 + V 1 )/2 V 1 = V C + V D /2 V 2 = V C -V D /2 V U = (A D + A C /2)V 1 -(A D -A C /2)V 2 A D = (A 1 + A 2 )/2 A C = A 1 -A 2 V D /2 V 1 V D /2 A D, A- C A 1, A+ 2 V U Differential amplifier: A C = 0, therefore A 1 = A 2 V C V 2 16/04/ ATLCE - D DDC 2016 DDC 19
20 Differential amplifier R3 R1 R4 R2 A C = Vu/V C = 0 Zero common mode gain. V D /2 A D, A C A 1, A 2 R3 V 1 R1 - V U A D = Vu/V D = -R3/R1 The circuit amplifies only differential signals V C V D /2 V 2 R2 R4 + AO CMRR 16/04/ ATLCE - D DDC 2016 DDC 20
21 Effects of source impedance Rs Functional specification: Differential amplifier with high CMRR Real-world transducers have equivalent resistance Rs If Rs1 Rs2, no symmetry in classic differential amplifier A purely common signal (Vs1 = Vs2) generates a differential component, which is amplified Worse CMRR Need for high Zi, to remove effects of Rs unbalance Add voltage followers at both inputs Merge VF to get gain, reduce offset, lower noise instrumentation amplifier 16/04/ ATLCE - D DDC 2016 DDC 21
22 Standard differential amplifier Z V I1 1 R1 V S1 R1 Rs1 R1 Rs1 Z I1 R1 R3 Z V I2 2 R2 R4 V S2 R2 R4 Rs2 R2 R4 V S1 Rs2 V S2 V 2 Z I2 R2 V 1 - R4 + AO V U If Rs1 Rs2, gains are no longer balanced A common mode signal (Vs1 = Vs2) becomes differential (V1 V2) and is amplified. Worse Common Mode Rejection (CMRR) 16/04/ ATLCE - D DDC 2016 DDC 22
23 Symmetric input impedance Voltage followers increase input impedance A = 1 high Ri low Ru R3 R1 R4 R2 A D Rs1 V S1 V 2 Rs2 V S2 V V 1 R1 - + V 2 R2 R4 R3 AO This circuit provides high Zi on both inputs; no partition of Vs with Rs Balanced for any value of Rs 16/04/ ATLCE - D DDC 2016 DDC 23
24 Instrumentation amplifier Moving gain into the first stage reduces total noise and offset R7 R5 V R3 V' (V 2 2 R3 R1 V' V 1) 2 1 R4 R2 R5 R6 1 R6 V R5 R7 V 1 R1 - + V 2 R2 R4 AO V U V U (V 2 R5 V 1) 2 R6 R3 1 R1 16/04/ ATLCE - D DDC 2016 DDC 24
25 From single-ended to differential Two amplifiers with the same Av Inverting: Av = - R2/R1 Noninverting: Av = R3/R4 + 1 Vu = Vs(R3/R4 +1 -R2/R1) Problems: Different delay in the two paths Requires many precise R V S R R 2 R 3 V U Better solution: Fully differential circuits Op. Amp. with differential output R 4 16/04/ ATLCE - D DDC 2016 DDC 25
26 Fully differential amplifier High frequency A/D conversion (RF band 120 MHz) From Op Amps for everyone, Texas Instruments, SLOD006B 16/04/ ATLCE - D DDC 2016 DDC 26
27 Lesson D4: signal conditioning Protection circuits Differential and instrumentation amplifiers Anti-aliasing filters (parameters) Multiplexer Sample/Hold circuits Parameters Basic circuits Total system error (ENOB) 16/04/ ATLCE - D DDC 2016 DDC 27
28 Anti-alias filter Every signal has a nominal bandwidth (where usefuln information is contained), but inludes also outband components (noise, distortion, ) Even sampling within the Nyquist rule (higher than twice the bandwidth), outband signals are folded inside the useful band, and cause Aliasing noise The aliasing noise depends on two parameters: Shape of outband spectrum Sampling rate 16/04/ ATLCE - D DDC 2016 DDC 28
29 Inband folding of signal spectrum Out-band signal folded by sampling into the useful band Quantization noise Reconstruction filter mask 16/04/ ATLCE - D DDC 2016 DDC 29
30 Aliasing noise f B = useful bandwidth (also reconstruction filter bandwidth): f S = sampling rate: The signal from f B /2 to f B is folded in the useful band aliasing noise Aliasing noise: overlap of baseband and aliased spectra X S (ω) Main spectrum (baseband) f S /2 f B Secondary spectra (alias) f S f 16/04/ ATLCE - D DDC 2016 DDC 30
31 Example of aliasing noise Ideal signal: No outband power No aliasing X S (f) f F B FS /2 F S Real signal: Outband power Some aliasing X S (f) Amount of aliasing depends on F B F S -F B F S f Signal (outband power) Filter (outband attenuation) Folded in band noise aliasing noise 16/04/ ATLCE - D DDC 2016 DDC 31
32 Anti-alias filter design - simplified Signal/(aliasing noise) SNR A Level of outband signal: S Filter: Attenuation SNR A db at f S -f B ; no attenuation at f B From f B to f S -f B frequency ratio R = (f S -f B )/f B Same attenuation R by a single pole RP attenuation if P poles (P x R(dB)) Another approach: A single pole: _ 6 db/octave [20 db/decade] From f B to f S -f B attenuation Ap Ap(dB) = 6 * log 2 (f S -f B )/f B db [or = 20 * log 10 (f S -f B )/f B ] Required number of poles: P = SNR A / Ap 16/04/ ATLCE - D DDC 2016 DDC 32
33 Anti-alias filter design - complete Near cutoff, filters can drop faster than 20dB/dec The actual attenuation depends also from filter type Bessel, Butterworth, Chebischeff, Elliptic, The required number of poles can be evaluated using proper design tools e.g. FILTERCAD, by Linear Technology, free on website 16/04/ ATLCE - D DDC 2016 DDC 33
34 Reducing aliasing noise Lower outband signal level More steep input filter (more expensive) Increase sampling rate Fs (oversampling) Moves alias spectra away from baseband Brings also higher sample rate (more expensive) Oversampling A/D chain Anti alias input filter (analog, simple) High rate sampling Fast A/D conversion --> high bit rate Bit rate reduction with digital filter (decimation) Move complexity analog digital domains 16/04/ ATLCE - D DDC 2016 DDC 34
35 Lesson D4: signal conditioning Protection circuits Differential and instrumentation amplifiers Anti-aliasing filters (parameters) Multiplexer Sample/Hold circuits Parameters Basic circuits Total system error (ENOB) 16/04/ ATLCE - D DDC 2016 DDC 35
36 Multiple channels system multiplexer Control signals 16/04/ ATLCE - D DDC 2016 DDC 36
37 Multiplexer Allows to use the same functional units (S/H and A/D) for several channels Must select one channel among N Must not modify the selected signal Must block other channels Multiplexer parameters Equivalent series resistance Ron Leakage current Ioff Insulation/feedthrough Settling time Input range.. 16/04/ ATLCE - D DDC 2016 DDC 37
38 Multiplexer structure Switches built with MOS (or CMOS) transistors Decoding and command circuits SW Select V Ii V U 16/04/ ATLCE - D DDC 2016 DDC 38
39 Multiplexer error sources MOS switch model ON: resistor Ron OFF: leakage current Ioff + parallel capacitor Cds ON channel Partition from Vi to Vo caused by Ron OFF channels Offset caused by leakage currents of open switches Feedthrough from other channels (through Cds) Dynamic parameters Switching delay Bandwidth (RC low-pass cells) 16/04/ ATLCE - D DDC 2016 DDC 39
40 Ron error V S R S SW VU Only one switch is closed (ON) to select the input channel V S connected to V U ouput. A ON switch has an equivalent resistance R ON. R S R ON From V S to V U the gain is < 1, due to the voltage divider made by the load resistance R L. V S R L V U 16/04/ ATLCE - D DDC 2016 DDC 40
41 Ioff error V S I OFF VU Only one switch is closed (ON) to select the input channel V S connected to V U ouput. All other switches are open (OFF). Any OFF switch has a leakage current I OFF. R S R ON The sum of all I OFF causes an offset voltage V UOFF at the output. I OFF R L V UOFF 16/04/ ATLCE - D DDC 2016 DDC 41
42 Frequency limit V S R S R ON C P V U The parasitic capacitance of multiplexer and load limit the transferred signal bandwidth. The signal path includes the lowpass cell R ON / C P. The Cgd and Cds parasitic capacitances generate respectively pedestal and feedthrough errors (as in S/H circuits). 16/04/ ATLCE - D DDC 2016 DDC 42
43 Where to place the multiplexer The multiplexing operation changes the signal spectrum Example: two DC signals become squarewave The mux must be placed after the filter S/H and ADC can be used on many channels (each sampling and conversion is independent from previous values) the filter cannot be used on multiple channels (keeps track of previous signal values) 16/04/ ATLCE - D DDC 2016 DDC 43
44 Lesson D4: signal conditioning Protection circuits Differential and instrumentation amplifiers Anti-aliasing filters (parameters) Multiplexer Sample/Hold circuits Parameters Basic circuits Total system error (ENOB) 16/04/ ATLCE - D DDC 2016 DDC 44
45 Sample-Hold unit Function: sample the input analog signal I(t) Sampling at t = ts multiply input signal by δ(ts) Keep the sample value at the output (O) as long as required for A/D conversion: HOLD operation I(t) O(t) t t S1 t S2 16/04/ ATLCE - D DDC 2016 DDC 45
46 Track-Hold operation Actual circuits behavior Before the next sampling operation the circuit must acquire the new value The complete sequence is» Tracking: O(t) = I(t)» Sampling: O = I(ts)»Hold: O(t) = I(ts)» New tracking I(t) O(t) t t S1 t S2 16/04/ ATLCE - D DDC 2016 DDC 46
47 Track-Hold operation sequence Track Sample Hold Acquisition output = input reading the analog signal value transition from Track to Hold constant output, corresponding to sampled value the ADC operates during this phase transition from Hold to Track track hold track sample Acq. sample hold Acq. 16/04/ ATLCE - D DDC 2016 DDC 47
48 Basic Circuit: Track and Hold state The Sample/Hold is an analog memory capacitor switch Track: SW ON Hold: SW OFF T H T H T 16/04/ ATLCE - D DDC 2016 DDC 48
49 Tracking phase During tracking Vu = Vi: The S/H is a unity-gain amplifier (or K-gain) Static errors Gain, offset, (nonlinearity) Dynamic parameters and errors Bandwidth» Defines signal which can be tracked Settling time» Depends on Slew Rate & required precision» Non-linear behavior 16/04/ ATLCE - D DDC 2016 DDC 49
50 Tracking: gain error R ON Partition of Vi between Rg/Ron and R L Gain error Lowpass RC cell Bandwidth limit Settling time for transient response Offset, nonlinearity, 16/04/ ATLCE - D DDC 2016 DDC 50
51 Tracking: step response Step Vi input Output Vo with II order transient Steady state error Settling time 16/04/ ATLCE - D DDC 2016 DDC 51
52 Sampling transient errors Time error Delay in SW opening aperture delay: t A Delay changes aperture jitter: t JA Sampling jitter: ΔV JA = t JA * SR max T H settling time t S Amplitude errors: Pedestal: charge injection through the SW ΔV P = ΔVc Cp/(Cp+Cm) V JA V P Track Hold t A t JA V C Settling time t S < quantization error ADC can start here 16/04/ ATLCE - D DDC 2016 DDC 52
53 Sampling jitter The S H transition occurs after an aperture delay T A T A is not constant; is affected by a noise: T J sampling jitter The sampling jitter causes an amplitude error V = T J * max slew rate with sine signal: V = T J ω V = T J ω S/2 With full scale sine signal at ω = 2 п F A : SNRj = Ps/Pj = (S 2 /8)/(T J ω S/2) 2 /12 [sine/triangle distribution] SNRj = 1.5 (T J п F A ) log 10 (T J п F A ) (db) 16/04/ ATLCE - D DDC 2016 DDC 53
54 Sampling jitter: example Sampling jitter is caused by switch command noise and clock jitter A critical parameter for digital radio systems To be evaluated independently from sampling rate Numeric example: max T J to sample 300 MHz signal with SNRj = 82 db? SNRj = log 10 (T J п F A ) = 82 db 20 log 10 (T J п F A ) -80 db log 10 (T J п F A ) = -4 T J п F A = 10-4 T J = 10-4 / п 300 MHz T J = 10-4 ns = 0.1 ps (100 fs) 16/04/ ATLCE - D DDC 2016 DDC 54
55 Sampling: pedestal error C C Partition of the Gate command signal between Cc and Cm Pedestal error ΔVp = ΔVc Cc/(Cc+Cm) 16/04/ ATLCE - D DDC 2016 DDC 55
56 Pedestal compensation Switch built with complementary MOS devices Compensation of pedestal error a) Complementary transistor b) Dummy device 16/04/ ATLCE - D DDC 2016 DDC 56
57 Basic circuit: hold errors The charge stored on the capacitor changes Decay error Poor isolation of input signal Feedthrough error Dielectric polarization Slow change of stored voltage (long term effect) Decay Ideal Hold Decay and feedthrough 16/04/ ATLCE - D DDC 2016 DDC 57
58 Decay error Switch OFF: Vo(t) = V i(ts) Output = voltage previously stored on the capacitor The capacitor discharges through R L and I OFF (leakage) Decay error 16/04/ ATLCE - D DDC 2016 DDC 58
59 Feedthrough error C P Switch OFF: Vo(t) = V i(ts) Output = voltage previously stored on the capacitor Input signal partitioned between Cp and Cm Feedthrough error 16/04/ ATLCE - D DDC 2016 DDC 59
60 Acquisition The output reaches the input (within the specified precision) after the acquisition time Tacq Depends on bandwidth slew rate Acquisition time Error band S H S H 16/04/ ATLCE - D DDC 2016 DDC 60
61 Error handling Decay Increase Cm Isolate load Pedestal Low parasitics Increase Cm Compensate with opposite sign pedestal Feedthrough Low parasitics Increase Cm Gain and offset Use feedback circuits 16/04/ ATLCE - D DDC 2016 DDC 61
62 Pedestal, feedthrough, Hold capacitor Feedthrough: partition of Vi between C DS and Cm Pedestal: partition of Vg between C GD and Cm Decay: discharge of Cm on the load and for switch leakage Z L 16/04/ ATLCE - D DDC 2016 DDC 62
63 Selecting the hold capacitor Cm General rule to reduce decay, pedestal, feedthrough: Reduce parasitic capacitance» selection of MOS switch Increase the hold capacitor Cm Acquisition time depends on the hold capacitor Cm With increase of Cm» Errors are reduced»t ACQ increases Most integrated S/H have basic Cm (low value) inside, with a pin to add external capacitors to increase Cm» Proper selection to limit dielectric polarization errors (long term memory of the dielectric material) 16/04/ ATLCE - D DDC 2016 DDC 63
64 Input output isolation Two voltage follower isolate input source and load Floating switch Complex command» Higher feedthrough and pedestal To avoid sum of gain and offset errors Move feedback to get a unique voltage follower 16/04/ ATLCE - D DDC 2016 DDC 64
65 Integrator S/H Single feedback loop Reduced gain and offset errors Switch with one side tied to ground simpler command 16/04/ ATLCE - D DDC 2016 DDC 65
66 Lesson D4: signal conditioning Protection circuits Differential and instrumentation amplifiers Anti-aliasing filters (parameters) Multiplexer Sample/Hold circuits Parameters Basic circuits Total system error (ENOB) 16/04/ ATLCE - D DDC 2016 DDC 66
67 Total error An ADC system includes several functional units Each unit introduces errors and noise Amplifier: Gain, offset, nonlinearity, band limits Filter: outband signal SNRa Sample/Hold: sampling jitter SNRj A/D converter: quantization SNRq. Actual accuracy depends from all these elements not just the bit number N of the ADC How to define / evaluate the total error? 16/04/ ATLCE - D DDC 2016 DDC 67
68 Total SNR Key parameter: total Signal/Noise ratio: SNR t SNR t comes from several sources: Quantization, aliasing, sampling jitter, Conditioning chain errors (linear) Independent variables Maximum error/noise voltage add voltages: Vnmax = Vni Total error/noise power Pnt add power: Pnt = Pni Compute SNR t 1 SNR t P P nt s 10 log P P ni s ; for each term: P P ni s 10 SNR 10 i 16/04/ ATLCE - D DDC 2016 DDC 68
69 Effective Number of Bits: ENOB SNR t can be expressed as Equivalent Number Of Bits (for sine signal) Computed from SNR t (depends on signal level; usually measured or evaluated with full-scale sine input signal) ENOB = (SNR t - 1,76)/6 = SNR t /6-0,3 Includes all noise/error sources (quantization, aliasing, sampling jitter, ) Represents the number of actually useful bits of the A/D conversion system 16/04/ ATLCE - D DDC 2016 DDC 69
70 Lesson D4 test questions Draw a circuit suitable as input protection in a A/D system. How can the aliasing noise be reduced? Which are the benefits of differential signals? Which errors can be introduced by a multiplexer? Describe the sequence of states in a Sample/Hold. Which is the relation between sampling jitter error and signal frequency? Which are the benefits and drawback of increasing the memory capacitor in a S/H circuit? Which parameter best describes the actual precision of a A/D conversion system? 16/04/ ATLCE - D DDC 2016 DDC 70
Telecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C4 Signal conditioning» Protection circuits» Amplifiers» Anti-aliasing filter» Multiplexer» Sample/Hold Lesson C4: signal conditioning Protection
More informationPage 1. Telecommunication Electronics TLCE - C4 27/10/ DDC 1. Politecnico di Torino ICT School. Lesson C4: signal conditioning
Politecnico di Torino ICT School Telecommunication Electronics C4 Signal conditioning» Protection circuits» Amplifiers» Antialiasing filter» Multiplexer» Sample/Hold Lesson C4: signal conditioning Protection
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D1 - A/D/A conversion systems» Sampling, spectrum aliasing» Quantization error» SNRq vs signal type and level»
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D6 - High speed A/D converters» Spectral performance analysis» Undersampling techniques» Sampling jitter» Interleaving
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics E1 - Filters type and design» Filter taxonomy and parameters» Design flow and tools» FilterCAD example» Basic II order cells
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D5 - Special A/D converters» Differential converters» Oversampling, noise shaping» Logarithmic conversion» Approximation, A and
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics E1 - Filters type and design» Filter taxonomy and parameters» Design flow and tools» FilterCAD example» Basic II order cells
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C5 - Special A/D converters» Logarithmic conversion» Approximation, A and µ laws» Differential converters» Oversampling, noise shaping Logarithmic
More informationSAMPLE/HOLD AMPLIFIER
SAMPLE/HOLD AMPLIFIER FEATURES FAST (µs max) ACQUISITION TIME (1-bit) APERTURE JITTER: 00ps POWER DISSIPATION: 300mW COMPATIBLE WITH HIGH RESOLUTION A/D CONVERTERS ADC7, PCM75, AND ADC71 DESCRIPTION The
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics C5 - Synchronous demodulation» AM and FM demodulation» Coherent demodulation» Tone decoders AY 2015-16 19/03/2016-1
More informationAnalog & Telecommunication Electronics
Test 1 In this amplifier C1, C2 and C3 have negligible impedance at the operating frequency. R1 = 18k R2 =??? Re = 10 k Rc = 8,2 k RL = 22 k Val = 15 V hfe > 400 Vbe = 0,6 V; Vcesat = 0,2 V Vi C1 R1 C2
More informationHA Features. 650ns Precision Sample and Hold Amplifier. Applications. Functional Diagram. Ordering Information. Pinout
HA-50 Data Sheet June 200 FN2858.5 650ns Precision Sample and Hold Amplifier The HA-50 is a very fast sample and hold amplifier designed primarily for use with high speed A/D converters. It utilizes the
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics B5 - Multipliers/mixer circuits» Error taxonomy» Basic multiplier circuits» Gilbert cell» Bridge MOS and diode circuits» Balanced
More informationFour-Channel Sample-and-Hold Amplifier AD684
a FEATURES Four Matched Sample-and-Hold Amplifiers Independent Inputs, Outputs and Control Pins 500 ns Hold Mode Settling 1 s Maximum Acquisition Time to 0.01% Low Droop Rate: 0.01 V/ s Internal Hold Capacitors
More informationTelecommunication Electronics
Test 1 In this amplifier C1, C2 and C3 have negligible impedance at the operating frequency. R1 = 82k R2 = 27k RL = 22 k Re =?? Rc =?? Val = 15 V hfe > 500 Vi C1 R1 R2 I1 Rc Re Ve C3 C2 RL V AL Vu a) Find
More informationLab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS
ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 6 Lab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS Goal The goals of this experiment are: - Verify the operation of a differential ADC; - Find the
More informationLF ns Monolithic Sample-and-Hold Amplifier
LF6197 160 ns Monolithic Sample-and-Hold Amplifier General Description The LF6197 is a monolithic sample-and-hold (S H) amplifier that uses a proprietary current-multiplexed sample-andhold technique to
More informationHigh Speed, Precision Sample-and-Hold Amplifier AD585
a FEATURES 3.0 s Acquisition Time to 0.01% max Low Droop Rate: 1.0 mv/ms max Sample/Hold Offset Step: 3 mv max Aperture Jitter: 0.5 ns Extended Temperature Range: 55 C to +125 C Internal Hold Capacitor
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics F3 - Actuator driving» Driving BJT switches» Driving MOS-FET» SOA and protection» Smart switches 29/06/2011-1 ATLCE - F3-2011
More informationTelecommunication Electronics
Test 1 In the circuit shown in the diagram C1, C2 and C3 have negligible impedance at the operating frequency R1 = 120kΩ R2 = 220kΩ Rc = 6,8kΩ Val = 15 V hfe > 500 Vi C1 R1 R2 I1 Rc Ve Re1 Re2 C3 C2 V
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationApplied Electronics II
Applied Electronics II Chapter 3: Operational Amplifier Part 1- Op Amp Basics School of Electrical and Computer Engineering Addis Ababa Institute of Technology Addis Ababa University Daniel D./Getachew
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationTLCE - A3 08/09/ /09/ TLCE - A DDC. IF channel Zc. - Low noise, wide dynamic Ie Vo 08/09/ TLCE - A DDC
Politecnico di Torino ICT School Telecommunication Electronics A3 Amplifiers nonlinearity» Reference circuit» Nonlinear models» Effects of nonlinearity» Applications of nonlinearity Large signal amplifiers
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics G3 - Switching regulators» PWM regulators» Buck,» Boost,» Buck-boost» Flyback 30/05/2012-1 ATLCE - G3-2011 DDC Lesson G3: Switching
More informationFYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2017 Lecture #5
FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2017 Lecture #5 Bekkeng, 30.01.2017 Content Aliasing Sampling Analog to Digital Conversion (ADC) Filtering Oversampling Triggering
More informationData Conversion and Lab (17.368) Fall Lecture Outline
Data Conversion and Lab (17.368) Fall 2013 Lecture Outline Class # 03 September 19, 2013 Dohn Bowden 1 Today s Lecture Outline Administrative Detailed Technical Discussions Lab Sample and Hold Finish Lab
More informationATLCE - B5 07/03/2016. Analog and Telecommunication Electronics 2016 DDC 1. Politecnico di Torino - ICT School. Lesson B5: multipliers and mixers
Politecnico di Torino - ICT School Lesson B5: multipliers and mixers Analog and Telecommunication Electronics B5 - Multipliers/mixer circuits» Error taxonomy» Basic multiplier circuits» Gilbert cell» Bridge
More informationDifferential Amplifiers
Differential Amplifiers Benefits of Differential Signal Processing The Benefits Become Apparent when Trying to get the Most Speed and/or Resolution out of a Design Avoid Grounding/Return Noise Problems
More information781/ /
781/329-47 781/461-3113 SPECIFICATIONS DC SPECIFICATIONS J Parameter Min Typ Max Units SAMPLING CHARACTERISTICS Acquisition Time 5 V Step to.1% 25 375 ns 5 V Step to.1% 2 35 ns Small Signal Bandwidth 15
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More informationAnalog & Telecommunication Electronics
Problem 1 A [data and solution case B] In this amplifier C2 can be considered an open circuit, while C1, C4 and C3 have negligible impedance at the operating frequency. R1 =?? R2 = 68 k [82k] Re1 + Re2
More informationFYS3240 PC-based instrumentation and microcontrollers. Signal sampling. Spring 2015 Lecture #5
FYS3240 PC-based instrumentation and microcontrollers Signal sampling Spring 2015 Lecture #5 Bekkeng, 29.1.2015 Content Aliasing Nyquist (Sampling) ADC Filtering Oversampling Triggering Analog Signal Information
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationImproved Second Source to the EL2020 ADEL2020
Improved Second Source to the EL ADEL FEATURES Ideal for Video Applications.% Differential Gain. Differential Phase. db Bandwidth to 5 MHz (G = +) High Speed 9 MHz Bandwidth ( db) 5 V/ s Slew Rate ns Settling
More informationWorking with ADCs, OAs and the MSP430
Working with ADCs, OAs and the MSP430 Bonnie Baker HPA Senior Applications Engineer Texas Instruments 2006 Texas Instruments Inc, Slide 1 Agenda An Overview of the MSP430 Data Acquisition System SAR Converters
More informationADC and DAC Standards Update
ADC and DAC Standards Update Revised ADC Standard 2010 New terminology to conform to Std-1057 SNHR became SNR SNR became SINAD Added more detailed test-setup descriptions Added more appendices Reorganized
More informationTEMP. PKG. -IN 1 16 S/H CONTROL PART NUMBER RANGE
DATASHEET 7ns, Low Distortion, Precision Sample and Hold Amplifier FN59 Rev 5. The combines the advantages of two sample/ hold architectures to create a new generation of monolithic sample/hold. High amplitude,
More informationWorkshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010.
Workshop ESSCIRC Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC 17. September 2010 Christof Dohmen Outline System Overview Analog-Front-End Chopper-Amplifier
More informationCMOS Operational-Amplifier
CMOS Operational-Amplifier 1 What will we learn in this course How to design a good OP Amp. Basic building blocks Biasing and Loading Swings and Bandwidth CH2(8) Operational Amplifier as A Black Box Copyright
More informationHA Microsecond Precision Sample and Hold Amplifier. Features. Applications. Pinouts. Ordering Information. Data Sheet August 24, 2005 FN2857.
Data Sheet FN85. Microsecond Precision Sample and Hold Amplifier The was designed for use in precision, high speed data acquisition systems. The circuit consists of an input transconductance amplifier
More informationInput Drive Circuitry for SAR ADCs. Section 8
for SAR ADCs Section 8 SAR ADCs in particular have input stages that have a very dynamic behavior. Designing circuitry to drive these loads is an interesting challenge. We ve been looking at this for some
More informationOperational Amplifiers. Boylestad Chapter 10
Operational Amplifiers Boylestad Chapter 10 DC-Offset Parameters Even when the input voltage is zero, an op-amp can have an output offset. The following can cause this offset: Input offset voltage Input
More informationUsing High Speed Differential Amplifiers to Drive Analog to Digital Converters
Using High Speed Differential Amplifiers to Drive Analog to Digital Converters Selecting The Best Differential Amplifier To Drive An Analog To Digital Converter The right high speed differential amplifier
More informationLow Power. Video Op Amp with Disable AD810 REV. A. Closed-Loop Gain and Phase vs. Frequency, G = +2, R L = 150, R F = 715 Ω
CLOSED-LOOP db SHIFT Degrees DIFFERENTIAL % DIFFERENTIAL Degrees a FEATURES High Speed MHz Bandwidth ( db, G = +) MHz Bandwidth ( db, G = +) V/ s Slew Rate ns Settling Time to.% ( = V Step) Ideal for Video
More informationCHAPTER 3. Instrumentation Amplifier (IA) Background. 3.1 Introduction. 3.2 Instrumentation Amplifier Architecture and Configurations
CHAPTER 3 Instrumentation Amplifier (IA) Background 3.1 Introduction The IAs are key circuits in many sensor readout systems where, there is a need to amplify small differential signals in the presence
More informationPART. MAX7401CSA 0 C to +70 C 8 SO MAX7405EPA MAX7401ESA MAX7405CSA MAX7405CPA MAX7405ESA V SUPPLY CLOCK
19-4788; Rev 1; 6/99 8th-Order, Lowpass, Bessel, General Description The / 8th-order, lowpass, Bessel, switched-capacitor filters (SCFs) operate from a single +5 () or +3 () supply. These devices draw
More informationSingle Supply, Rail to Rail Low Power FET-Input Op Amp AD820
a FEATURES True Single Supply Operation Output Swings Rail-to-Rail Input Voltage Range Extends Below Ground Single Supply Capability from + V to + V Dual Supply Capability from. V to 8 V Excellent Load
More informationData Converters. Springer FRANCO MALOBERTI. Pavia University, Italy
Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics A3 BJT Amplifiers»Biasing» Output dynamic range» Small signal analysis» Voltage gain» Frequency response 12/03/2012-1 ATLCE -
More informationDifferential Amplifier : input. resistance. Differential amplifiers are widely used in engineering instrumentation
Differential Amplifier : input resistance Differential amplifiers are widely used in engineering instrumentation Differential Amplifier : input resistance v 2 v 1 ir 1 ir 1 2iR 1 R in v 2 i v 1 2R 1 Differential
More informationAN207. Circuit Description. The DG611 has a normally closed (NC) function while the DG612 is a normally open (NO) device.
Jack Armijos The DG611, DG612, and DG613 are extremely low-power, high-speed analog switches designed to optimize circuit performance in high-speed switching applications. Each of these devices integrates
More informationIndex. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10
Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationLM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13600 series consists of two current controlled transconductance amplifiers each with
More informationLow Cost Instrumentation Amplifier AD622
a FEATURES Easy to Use Low Cost Solution Higher Performance than Two or Three Op Amp Design Unity Gain with No External Resistor Optional Gains with One External Resistor (Gain Range 2 to ) Wide Power
More informationPART. MAX7421CUA 0 C to +70 C 8 µmax INPUT CLOCK
19-181; Rev ; 11/ 5th-Order, Lowpass, General Description The MAX718 MAX75 5th-order, low-pass, switchedcapacitor filters (SCFs) operate from a single +5 (MAX718 MAX71) or +3 (MAX7 MAX75) supply. These
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationData acquisition and instrumentation. Data acquisition
Data acquisition and instrumentation START Lecture Sam Sadeghi Data acquisition 1 Humanistic Intelligence Body as a transducer,, data acquisition and signal processing machine Analysis of physiological
More informationINTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec
INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are
More informationUNIT- IV ELECTRONICS
UNIT- IV ELECTRONICS INTRODUCTION An operational amplifier or OP-AMP is a DC-coupled voltage amplifier with a very high voltage gain. Op-amp is basically a multistage amplifier in which a number of amplifier
More informationVoltage-to-Frequency and Frequency-to-Voltage Converter ADVFC32
a FEATURES High Linearity 0.01% max at 10 khz FS 0.05% max at 100 khz FS 0.2% max at 500 khz FS Output TTL/CMOS Compatible V/F or F/V Conversion 6 Decade Dynamic Range Voltage or Current Input Reliable
More informationRTH GHz Bandwidth High Linearity Track-and-Hold REV-DATE PA FILE DS_0162PA2-3215
RTH090 25 GHz Bandwidth High Linearity Track-and-Hold REV-DATE PA2-3215 FILE DS RTH090 25 GHz Bandwidth High Linearity Track-and-Hold Features 25 GHz Input Bandwidth Better than -40dBc THD Over the Total
More information250 MHz, General Purpose Voltage Feedback Op Amps AD8047/AD8048
5 MHz, General Purpose Voltage Feedback Op Amps AD8/AD88 FEATURES Wide Bandwidth AD8, G = + AD88, G = + Small Signal 5 MHz 6 MHz Large Signal ( V p-p) MHz 6 MHz 5.8 ma Typical Supply Current Low Distortion,
More informationLF411 Low Offset, Low Drift JFET Input Operational Amplifier
Low Offset, Low Drift JFET Input Operational Amplifier General Description These devices are low cost, high speed, JFET input operational amplifiers with very low input offset voltage and guaranteed input
More informationEnhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation
Enhancing Analog Signal Generation by Digital Channel Using Pulse-Width Modulation Angelo Zucchetti Advantest angelo.zucchetti@advantest.com Introduction Presented in this article is a technique for generating
More informationLINEAR IC APPLICATIONS
1 B.Tech III Year I Semester (R09) Regular & Supplementary Examinations December/January 2013/14 1 (a) Why is R e in an emitter-coupled differential amplifier replaced by a constant current source? (b)
More informationC H A P T E R 02. Operational Amplifiers
C H A P T E R 02 Operational Amplifiers The Op-amp Figure 2.1 Circuit symbol for the op amp. Figure 2.2 The op amp shown connected to dc power supplies. The Ideal Op-amp 1. Infinite input impedance 2.
More informationOperational Amplifier as A Black Box
Chapter 8 Operational Amplifier as A Black Box 8. General Considerations 8.2 Op-Amp-Based Circuits 8.3 Nonlinear Functions 8.4 Op-Amp Nonidealities 8.5 Design Examples Chapter Outline CH8 Operational Amplifier
More informationChapter 10: Operational Amplifiers
Chapter 10: Operational Amplifiers Differential Amplifier Differential amplifier has two identical transistors with two inputs and two outputs. 2 Differential Amplifier Differential amplifier has two identical
More informationDESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven,
More informationHigh Speed System Applications
High Speed System Applications 1. High Speed Data Conversion Overview 2. Optimizing Data Converter Interfaces 3. DACs, DDSs, PLLs, and Clock Distribution 4. PC Board Layout and Design Tools Copyright 2006
More informationSingle Supply, Low Power, Triple Video Amplifier AD8013
a FEATURES Three Video Amplifiers in One Package Drives Large Capacitive Load Excellent Video Specifications (R L = 5 ) Gain Flatness. db to MHz.% Differential Gain Error. Differential Phase Error Low
More informationHigh Common-Mode Voltage Difference Amplifier AD629
a FEATURES Improved Replacement for: INAP and INAKU V Common-Mode Voltage Range Input Protection to: V Common Mode V Differential Wide Power Supply Range (. V to V) V Output Swing on V Supply ma Max Power
More informationIntroduction to Op Amps
Introduction to Op Amps ENGI 242 ELEC 222 Basic Op-Amp The op-amp is a differential amplifier with a very high open loop gain 25k AVOL 500k (much higher for FET inputs) high input impedance 500kΩ ZIN 10MΩ
More informationAnalog Filter and. Circuit Design Handbook. Arthur B. Williams. Singapore Sydney Toronto. Mc Graw Hill Education
Analog Filter and Circuit Design Handbook Arthur B. Williams Mc Graw Hill Education New York Chicago San Francisco Athens London Madrid Mexico City Milan New Delhi Singapore Sydney Toronto Contents Preface
More informationLM148/LM248/LM348 Quad 741 Op Amps
Quad 741 Op Amps General Description The LM148 series is a true quad 741. It consists of four independent, high gain, internally compensated, low power operational amplifiers which have been designed to
More informationCircuit Seed Track & Hold Methodology
Circuit Seed Track & Hold Methodology Phase noise describes the stability in the frequency domain while jitter describes the stability in the time domain. RF (Radio Frequency) engineers working in radar
More informationSummary of Last Lecture
EE47 Lecture 7 DAC Converters (continued) Dynamic element matching DAC reconstruction filter ADC Converters Sampling Sampling switch considerations Thermal noise due to switch resistance Sampling switch
More informationProgrammable analog compandor
DESCRIPTION The NE572 is a dual-channel, high-performance gain control circuit in which either channel may be used for dynamic range compression or expansion. Each channel has a full-wave rectifier to
More informationEliminate Pipeline Headaches with New 12-Bit 3Msps SAR ADC by Dave Thomas and William C. Rempfer
A new 12-bit 3Msps ADC brings new levels of performance and ease of use to high speed ADC applications. By raising the speed of the successive approximation (SAR) method to 3Msps, it eliminates the many
More informationSingle Supply, Rail to Rail Low Power FET-Input Op Amp AD820
a FEATURES True Single Supply Operation Output Swings Rail-to-Rail Input Voltage Range Extends Below Ground Single Supply Capability from V to V Dual Supply Capability from. V to 8 V Excellent Load Drive
More information8-Bit, high-speed, µp-compatible A/D converter with track/hold function ADC0820
8-Bit, high-speed, µp-compatible A/D converter with DESCRIPTION By using a half-flash conversion technique, the 8-bit CMOS A/D offers a 1.5µs conversion time while dissipating a maximum 75mW of power.
More informationLab 8: SWITCHED CAPACITOR CIRCUITS
ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 8 Lab 8: SWITCHED CAPACITOR CIRCUITS Goal The goals of this experiment are: - Verify the operation of basic switched capacitor cells, - Measure
More informationDATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.
12-Bit, 5MSPS A/D Converter NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN3984 Rev 7.00 The HI5805
More informationModulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies
A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More information16-Bit Monolithic DIGITAL-TO-ANALOG CONVERTERS
PCM54 PCM55 DESIGNED FOR AUDIO 6-Bit Monolithic DIGITAL-TO-ANALOG CONVERTERS FEATURES PARALLEL INPUT FORMAT 6-BIT RESOLUTION 5-BIT MONOTONICITY (typ) 92dB TOTAL HARMONIC DISTORTION (K Grade) 3µs SETTLING
More informationLinear IC s and applications
Questions and Solutions PART-A Unit-1 INTRODUCTION TO OP-AMPS 1. Explain data acquisition system Jan13 DATA ACQUISITION SYSYTEM BLOCK DIAGRAM: Input stage Intermediate stage Level shifting stage Output
More informationData Conversion Techniques (DAT115)
Data Conversion Techniques (DAT115) Hand in Report Second Order Sigma Delta Modulator with Interleaving Scheme Group 14N Remzi Yagiz Mungan, Christoffer Holmström [ 1 20 ] Contents 1. Task Description...
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationDUAL ULTRA MICROPOWER RAIL-TO-RAIL CMOS OPERATIONAL AMPLIFIER
ADVANCED LINEAR DEVICES, INC. ALD276A/ALD276B ALD276 DUAL ULTRA MICROPOWER RAILTORAIL CMOS OPERATIONAL AMPLIFIER GENERAL DESCRIPTION The ALD276 is a dual monolithic CMOS micropower high slewrate operational
More informationLow Cost, Precision JFET Input Operational Amplifiers ADA4000-1/ADA4000-2/ADA4000-4
Low Cost, Precision JFET Input Operational Amplifiers ADA-/ADA-/ADA- FEATURES High slew rate: V/μs Fast settling time Low offset voltage:.7 mv maximum Bias current: pa maximum ± V to ±8 V operation Low
More informationTHE TREND toward implementing systems with low
724 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 30, NO. 7, JULY 1995 Design of a 100-MHz 10-mW 3-V Sample-and-Hold Amplifier in Digital Bipolar Technology Behzad Razavi, Member, IEEE Abstract This paper
More information9-Bit, 30 MSPS ADC AD9049 REV. 0. Figure 1. Typical Connections FUNCTIONAL BLOCK DIAGRAM
a FEATURES Low Power: 00 mw On-Chip T/H, Reference Single +5 V Power Supply Operation Selectable 5 V or V Logic I/O Wide Dynamic Performance APPLICATIONS Digital Communications Professional Video Medical
More information10-Bit, 40 MSPS/60 MSPS A/D Converter AD9050 REV. B. Figure 1. Typical Connections FUNCTIONAL BLOCK DIAGRAM
a FEATURES Low Power: 1 mw @ 0 MSPS, mw @ 0 MSPS On-Chip T/H, Reference Single + V Power Supply Operation Selectable V or V Logic I/O SNR: db Minimum at MHz w/0 MSPS APPLICATIONS Medical Imaging Instrumentation
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.
More informationDesign And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu
Design And Simulation Of First Order Sigma Delta ADC In 0.13um CMOS Technology Jaydip H. Chaudhari PG Student L. C. Institute of Technology, Bhandu Gireeja D. Amin Assistant Professor L. C. Institute of
More information