Telecommunication Electronics
|
|
- Katherine Harrell
- 5 years ago
- Views:
Transcription
1 Test 1 In this amplifier C1, C2 and C3 have negligible impedance at the operating frequency. R1 = 82k R2 = 27k RL = 22 k Re =?? Rc =?? Val = 15 V hfe > 500 Vi C1 R1 R2 I1 Rc Re Ve C3 C2 RL V AL Vu a) Find the value of Re required to get a collector current Ic = 0,4 ma, and find the peak-topeak output dynamic range ΔVuv without the load RL. (assume Vcesat = 0,3V). Vbase = Val R2/(R1+R2) = 15 x 27 / 109 = 3, 71V; Ve = 3,11 V Re = Ve/Ie = 3,11/0,4 = 7,79 kω ΔVuv = Val (Ve + Vcesat) = 15 3,41 = 11,59 V [Val = 12V: b: Ve = 2,37V, Re = 5,93 kω, ΔVuv = 9,33V] b) Connect the load RL (through C2). Find the value of Rc which provides, from the DC operating point, symmetric excursion on Vu. Evaluate the gain Av = Vu/Vi with linear transistor model, and evaluate the new peak-to-peak output dynamic range ΔVul. Voltage drop on Rc: Vrc = ΔVuv/2 = 11,59/2 = 5,8 V Rc = Vrc/Ic = 5,8/0,4 = 14,5 kω Actual collector load Rc = Rc//RL = 15,5//22 = 8,74 kω gm = Ic/Vt = 0,4/26 = 15,38 ma/v Gain: Av = - gm Rc = 15,38 x 8,74 = - 134,4 ΔVul = ΔVuv RL /(Rc+RL) = 11,59 x 22 / 36,5 = 6,98 V [Rc = 11,66 kω, Rc = 7,62 kω, gm = 15,38 ma/v, Av = - 117,2, ΔVul = 6,09 V] DDC -TLCEscris911d.doc - 23/11/ :03:00 1
2 c) Evaluate the amplitude (in V or mv) of the fundamental Vu component, with Vi = 10 mvrms, taking into account the nonlinearity of BE junction. (use linear interpolation for intermediate values of x) 10 mvrms 14,14 mvpeak X = 14,14/26 = 0,544 (x = 0,5 is acceptable approximation, more precise results require linear interpolation) Gm(0,5) = 15,38 x 0,485/0,5 = 14,92 ma/v Gm(1) = 15,38 x 0,8928 = 13,73 ma/v Interpolation: ΔGm = (14,92 13,73) x 0,044/0,5 = 0,104 Gm(0,544) = 14,92-0,104 = 14,82 ma/v Vu(ωi) = Vu(ωi) Rc Gm(0,544) = 10 x 8,74 x 14,82 = 1,295 Vrms 1,826 Vpeak [1,129 Vrms, 1,803 Vpeak] d) Modify the circuit to get a gain Vu/Vi = 3 (+- 5%), with the same load RL. The best technique is to add emitter feedback with a new Re1 resistor (not bypassed by the capacitor C3). First approximation: Av = Rc /Re1 ; Re1 = Rc / Av = 8,74/3 = 2,91 kω [2,54 kω] More correct: Av = hfe Rc / (hei + (hfe+1)re1) ; Re1 = 2,84 kω [2,45 kω] e) Add a LC resonant circuit with Q = 100 in parallel to Rc; evaluate the ratio between the fundamental component and the second harmonic for the collector current Ic and for the output voltage Vu (in dbc, use 0dB for the fundamental component). Assume x = 0,5; I1/I2 = 0,124 18,1 db (ratio for Ic components) X = Q k 1/k = 100 x 1,5 = ,5 db (attenuation of LC tuned circuit) Total ratio for Vu components: 18,1 + 43,5 = 61,6 db [Q = 120: 45,1 db, 63,2 db] Most common mistakes - evaluate Rc from the full Vu swing (Rc = ΔVuv /Ic) - reduce the gain lowering Rc or RL (more power, no precise gain) - evaluate gain considering Re - amplitude of fundamental in db DDC -TLCEscris911d.doc - 23/11/ :03:00 2
3 Test 2 The VCO of a PLL operates from 90 to 110 MHz. The Phase Detector is a CMOS XOR gate with Vdd = 2,5V. The VCO has central frequency For = 100 MHz, gain Ko = 40 MHz/V, 10 kω input impedance at the Vc input. The loop filter is a RC cell, with R = 3 kω. a) The PLL is used to generate the reference signal for a single-branch synchronous AM demodulator. Find the maximum error (% of full scale) at the AM output when the input signal frequency moves over the operating range. Maximum frequency shift (lock range) ΔFol = 10 MHz [R = 5 k] Required control voltage to the VCO ΔVcl = ΔFol/Ko = 10/40 = 0,25 V Actual required Vd, taking into account the voltage divider with VCO input resistane: ΔVdl = 0,25 x 13/10 = 0,325 V [0,375 V] Kd = 2,5/п = 0,795 V/rad At the ends of the operating range: θe = Vd/Kd = 0,325/0,795 = 0,408 rad AM demodulator output Eam = 1 cos θe = 1 0,917 8,3% [10,9%] b) Find the filter DC gain F(0) required to get a maximum phase error er <= 0,1 rad over the operating range. Draw the diagram of the loop filter (use an Operational Amplifier). To reduce θe from 0, 408 to 0,1, the loop gain must be increased by a factor 4,08; this is the gain of the amplifier, if placed before the RC filter cella. If the amplifier is after the cell, or if the amplifier includes the low pass loop filter, the low output impedance removes the voltega patition with VCO input resistance; the gain can be reduced to 4,08 x 10/13 = 3,138. A suitable choice for the filter amplifer is a noninverting voltage amplifier with Op Amp. DDC -TLCEscris911d.doc - 23/11/ :03:00 3
4 c) The VCO has linear fo(vc) characteristic. Find the position of the loop filter pole which gives a capture range, with the amplifier, from 95 to 105 MHz. Two solutions are given: both are accepted in the written test. Case 1 The change of control voltage to reach the ends of the range is ΔVcm = 10 MHz/40 = 0,25 V The voltage required to move the VCO to the ends of the capture range is ΔVcc = 5/40 = 0,125 V The filter must divide Vd by 2 for Fi Fo = 5 MHz pole at 2.5 MHz Case 2 When the loop is not locked, the voltage change at Vd can reach 2,5/2 = 1,25 V, which is further amplified by the filter (gain 3,136). The max Vc voltage is 3,92 V. Capture is achieved when the VCO receives a control voltage change Vcc = 0,125 V. To get this valua with a input frequency 5 MHz, the loop filter must have a pole at Fp = 5MHz x 0,125 / 3,92 = 159 khz d) Insert at the inputs of the PD two frequency dividers (respectively :M and :N), and find the M, N values to be used for a frequency synthesizer in the range MHz, with resolution 1 khz, using a reference frequency 100 MHz. Discuss (qualitatively) the VCO settling time. The frequency resolutionof a synthesizer corresponds to the PD input frequency. In this case ve weed: - a divider by on the Fr path (100 MHz 1 khz) - a divider programmable from to in the VCO-PD path. The loop filter must be designed for the input frequency 1 khz, and may have rather long settling time. Fractional synthesizer architecture can be used to increase the settling speed. Most common mistake - not take into account voltage partition caused by VCO input impedance -.. DDC -TLCEscris911d.doc - 23/11/ :03:00 4
5 Test 3 An A/D conversion system has 16 input channels; each channel has bandwidth from DC to 20kHz, and flat spectral power density till at least 1 MHz. The ADC has 12-bit output, and uses four flash A/D converters, each with 3-bit resolution and 90 ns conversion time, and D/A converters with 50 ns settling time, connected in a residue configuration (no pipeline). The S/H acquisition time Tacq is 100 ns. a) Draw the block diagram of the complete A/D converter, specifying the precision required for each basic block (ADC+DAC); draw the block diagram of a single ADC block, and evaluate the total number of comparators (for the 12-bit ADC). Find the maximum conversion rate of the S/H-ADC combination (Fc), and the maximum sampling rate (Fs) achievable on each channel. Block diagram of complete residue ADC from slide Diagram of single block (3-bit flash ADC) from slide. Precision from MSBs unit: 12, 9, 6, 3 bits Total conversion time Tc = 4 x T(ADC) + 3 x T(DAC) + S/H = 4 x x = 610 ns Maximum conversion rate Fc = 1/Tc = 1,64 Ms/s Maximum sampling rate for each channel Fs = Fc/16 = 102 ks/s b) The input anti-alias filters have cutoff frequency 25 khz and 7 poles; find the aliasing noise amplitude Ea and the signal-to-aliasing noise power ratio (SNRa), for sampling rate 100 ks/s, triangular input signals. The frequency which is folded into baseband by sampling is = 80 KHz. A single pole from 25 khz to 80 khz has a attenuation 80/25 = 3,2 10,1 db The total drop is SNRa = 10,1 x 7 = 70,7 db (voltage ratio) The corresponding amplitude error is Ea = S/3.428k 0,292 S 10^-3 (peak-to-peak) c) Evaluate the total ENOB, considering only quantization and aliasing errors. SNRq = 6 N + 1,76 = 73,76 db SNRa = 70,7 db 23,768 10^6 power ratio 11,749 10^6 1/SNRt = (1/23,77 + 1/11,75) 10^-6 = 0,127 10^-6-68,96 db ENOB = (68,96 1,76)/6 = 11,14 DDC -TLCEscris911d.doc - 23/11/ :03:00 5
6 d) Evaluate the max S/H sampling jitter Tja to get a sampling jitter error Eja equal or les than ¼ the quantization step, for full scale sine input signals at the maximum allowed frequency. The maximum sampling jitter error is Eja = Tja x SRmax Eq = S/2^12 = S/4k; ¼ Eq = S/16k SRmax = V = 20k x 2п x S/2 = 62,8 k S Tja = (1/16k)(1/62,8k) = 1/1 G = 1 ns (approximated) SNRa = 12 x = 84 db e) Find the clock rate Fck required to get the same SNRq with a differential A/D for each channel (1-bit differential converter, no adaptation), and define the specs of the antialias filter for this ADC. Quantization step for the Nyquist ADC: Quantization step for the differential ADC: S/2^12 = S/4k γ Maxi input for the differential ADC: V = γ/ω Tck = γ Fck / ω = S/2 γ = V / ω S/2 Fck = S/2^N Fck = ω 2^N / 2 = 257,3 MHz Most common mistakes - mistakes in the ADC block diagram - DDC -TLCEscris911d.doc - 23/11/ :03:00 6
Telecommunication Electronics
Test 1 In the circuit shown in the diagram C1, C2 and C3 have negligible impedance at the operating frequency R1 = 120kΩ R2 = 220kΩ Rc = 6,8kΩ Val = 15 V hfe > 500 Vi C1 R1 R2 I1 Rc Ve Re1 Re2 C3 C2 V
More informationAnalog & Telecommunication Electronics
Test 1 In this amplifier C1, C2 and C3 have negligible impedance at the operating frequency. R1 = 18k R2 =??? Re = 10 k Rc = 8,2 k RL = 22 k Val = 15 V hfe > 400 Vbe = 0,6 V; Vcesat = 0,2 V Vi C1 R1 C2
More informationAnalog & Telecommunication Electronics
Problem 1 A [data and solution case B] In this amplifier C2 can be considered an open circuit, while C1, C4 and C3 have negligible impedance at the operating frequency. R1 =?? R2 = 68 k [82k] Re1 + Re2
More informationPage 1. Telecommunication Electronics TLCE - C4 27/10/ DDC 1. Politecnico di Torino ICT School. Lesson C4: signal conditioning
Politecnico di Torino ICT School Telecommunication Electronics C4 Signal conditioning» Protection circuits» Amplifiers» Antialiasing filter» Multiplexer» Sample/Hold Lesson C4: signal conditioning Protection
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C4 Signal conditioning» Protection circuits» Amplifiers» Anti-aliasing filter» Multiplexer» Sample/Hold Lesson C4: signal conditioning Protection
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics C5 - Synchronous demodulation» AM and FM demodulation» Coherent demodulation» Tone decoders AY 2015-16 19/03/2016-1
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D4 - Signal conditioning» Protection circuits» Amplifiers» Anti-aliasing filter» Multiplexer» Sample/Hold AY
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D5 - Special A/D converters» Differential converters» Oversampling, noise shaping» Logarithmic conversion» Approximation, A and
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C5 - Special A/D converters» Logarithmic conversion» Approximation, A and µ laws» Differential converters» Oversampling, noise shaping Logarithmic
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D1 - A/D/A conversion systems» Sampling, spectrum aliasing» Quantization error» SNRq vs signal type and level»
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics C1 - PLL linear analysis» PLL basics» Application examples» Linear analysis» Phase error 08/04/2011-1 ATLCE - C1-2010 DDC Lesson
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D6 - High speed A/D converters» Spectral performance analysis» Undersampling techniques» Sampling jitter» Interleaving
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics E1 - Filters type and design» Filter taxonomy and parameters» Design flow and tools» FilterCAD example» Basic II order cells
More informationFrequency Synthesizers for RF Transceivers. Domine Leenaerts Philips Research Labs.
Frequency Synthesizers for RF Transceivers Domine Leenaerts Philips Research Labs. Purpose Overview of synthesizer architectures for RF transceivers Discuss the most challenging RF building blocks Technology
More informationThe steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation
It should be noted that the frequency of oscillation ω o is determined by the phase characteristics of the feedback loop. the loop oscillates at the frequency for which the phase is zero The steeper the
More informationBJT Circuits (MCQs of Moderate Complexity)
BJT Circuits (MCQs of Moderate Complexity) 1. The current ib through base of a silicon npn transistor is 1+0.1 cos (1000πt) ma. At 300K, the rπ in the small signal model of the transistor is i b B C r
More informationLINEAR IC APPLICATIONS
1 B.Tech III Year I Semester (R09) Regular & Supplementary Examinations December/January 2013/14 1 (a) Why is R e in an emitter-coupled differential amplifier replaced by a constant current source? (b)
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics A3 BJT Amplifiers»Biasing» Output dynamic range» Small signal analysis» Voltage gain» Frequency response 12/03/2012-1 ATLCE -
More informationELC224 Final Review (12/10/2009) Name:
ELC224 Final Review (12/10/2009) Name: Select the correct answer to the problems 1 through 20. 1. A common-emitter amplifier that uses direct coupling is an example of a dc amplifier. 2. The frequency
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics E1 - Filters type and design» Filter taxonomy and parameters» Design flow and tools» FilterCAD example» Basic II order cells
More informationGATE SOLVED PAPER - IN
YEAR 202 ONE MARK Q. The i-v characteristics of the diode in the circuit given below are : v -. A v 0.7 V i 500 07 $ = * 0 A, v < 0.7 V The current in the circuit is (A) 0 ma (C) 6.67 ma (B) 9.3 ma (D)
More informationLab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS
ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 6 Lab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS Goal The goals of this experiment are: - Verify the operation of a differential ADC; - Find the
More informationPage 1. Telecommunication Electronics ETLCE - A2 06/09/ DDC 1. Politecnico di Torino ICT School. Amplifiers
Politecnico di Torino ICT School Amplifiers Telecommunication Electronics A2 Transistor amplifiers» Bias point and circuits,» Small signal models» Gain and bandwidth» Limits of linear analysis Op Amp amplifiers
More informationUNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering
UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering EXPERIMENT 7 PHASE LOCKED LOOPS OBJECTIVES The purpose of this lab is to familiarize students with the operation
More informationLab 4. Transistor as an amplifier, part 2
Lab 4 Transistor as an amplifier, part 2 INTRODUCTION We continue the bi-polar transistor experiments begun in the preceding experiment. In the common emitter amplifier experiment, you will learn techniques
More informationModule 4 Unit 4 Feedback in Amplifiers
Module 4 Unit 4 Feedback in mplifiers eview Questions:. What are the drawbacks in a electronic circuit not using proper feedback? 2. What is positive feedback? Positive feedback is avoided in amplifier
More informationVCC. Digital 16 Frequency Divider Digital-to-Analog Converter Butterworth Active Filter Sample-and-Hold Amplifier (part 2) Last Update: 03/19/14
Digital 16 Frequency Divider Digital-to-Analog Converter Butterworth Active Filter Sample-and-Hold Amplifier (part 2) ECE3204 Lab 5 Objective The purpose of this lab is to design and test an active Butterworth
More informationUNIT III ANALOG MULTIPLIER AND PLL
UNIT III ANALOG MULTIPLIER AND PLL PART A (2 MARKS) 1. What are the advantages of variable transconductance technique? [AUC MAY 2012] Good Accuracy Economical Simple to integrate Reduced error Higher bandwidth
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationCMOS High Speed A/D Converter Architectures
CHAPTER 3 CMOS High Speed A/D Converter Architectures 3.1 Introduction In the previous chapter, basic key functions are examined with special emphasis on the power dissipation associated with its implementation.
More informationISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5
ISSCC 2003 / SESSION 20 / WIRELESS LOCAL AREA NETWORKING / PAPER 20.5 20.5 A 2.4GHz CMOS Transceiver and Baseband Processor Chipset for 802.11b Wireless LAN Application George Chien, Weishi Feng, Yungping
More informationElectronic Troubleshooting. Chapter 5 Multistage Amplifiers
Electronic Troubleshooting Chapter 5 Multistage Amplifiers Overview When more amplification is required than can be supplied by a single stage amp A second stage is added Or more stages are added Aspects
More informationCode: 9A Answer any FIVE questions All questions carry equal marks *****
II B. Tech II Semester (R09) Regular & Supplementary Examinations, April/May 2012 ELECTRONIC CIRCUIT ANALYSIS (Common to EIE, E. Con. E & ECE) Time: 3 hours Max Marks: 70 Answer any FIVE questions All
More informationWorking with ADCs, OAs and the MSP430
Working with ADCs, OAs and the MSP430 Bonnie Baker HPA Senior Applications Engineer Texas Instruments 2006 Texas Instruments Inc, Slide 1 Agenda An Overview of the MSP430 Data Acquisition System SAR Converters
More informationNTE7047 Integrated Circuit TV Color Small Signal Sub System
NTE7047 Integrated Circuit TV Color Small Signal Sub System Features: Vision IF Amplifier with Synchronous Demodulator Automatic Gain Control (AGC) Detector Suitable for Negative Modulation AGC Tuner Automatic
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationericssonz LBI-38640E MAINTENANCE MANUAL FOR VHF TRANSMITTER SYNTHESIZER MODULE 19D902780G1 DESCRIPTION
MAINTENANCE MANUAL FOR VHF TRANSMITTER SYNTHESIZER MODULE 19D902780G1 TABLE OF CONTENTS Page DESCRIPTION........................................... Front Cover GENERAL SPECIFICATIONS...................................
More informationGechstudentszone.wordpress.com
8.1 Operational Amplifier (Op-Amp) UNIT 8: Operational Amplifier An operational amplifier ("op-amp") is a DC-coupled high-gain electronic voltage amplifier with a differential input and, usually, a single-ended
More informationNew Technique Accurately Measures Low-Frequency Distortion To <-130 dbc Levels by Xavier Ramus, Applications Engineer, Texas Instruments Incorporated
New Technique Accurately Measures Low-Frequency Distortion To
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationINSTITUTE OF AERONAUTICAL ENGINEERING (AUTONOMUS) Dundigal, Hyderabad
INSTITUTE OF AERONAUTICAL ENGINEERING (AUTONOMUS) Dundigal, Hyderabad - 00 0 ELECTRONICS AND COMMUNICATION ENGINEERING ASSIGNMENT Name : ELECTRONIC CIRCUIT ANALYSIS Code : A0 Class : II - B. Tech nd semester
More informationNonlinear Macromodeling of Amplifiers and Applications to Filter Design.
ECEN 622 Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant
More informationHMC4069LP4E FREQUENCY DIVIDERS AND DETECTORS - SMT. Typical Applications. General Description. Functional Diagram
Typical Applications The HMC4069LPE is ideal for: Point-to-Point Radios Satellite Communication Systems Military Applications Sonet Clock Generation General Description Functional Diagram Features Ultra
More informationHow to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion
How to turn an ADC into a DAC: A 110dB THD, 18mW DAC using sampling of the output and feedback to reduce distortion Axel Thomsen, Design Manager Silicon Laboratories Inc. Austin, TX 1 Why this talk? A
More informationExperiments #6. Differential Amplifier
Experiments #6 Differential Amplifier 1) Objectives: To understand the DC and AC operation of a differential amplifier. To measure DC voltages and currents in differential amplifier. To obtain measured
More informationHMC3716LP4E FREQUENCY DIVIDERS AND DETECTORS - SMT. Typical Applications. General Description. Functional Diagram
Typical Applications The HMC3716LPE is ideal for: Point-to-Point Radios Satellite Communication Systems Military Applications Sonet Clock Generation General Description Functional Diagram Features Ultra
More informationTuesday, March 29th, 9:15 11:30
Oscillators, Phase Locked Loops Tuesday, March 29th, 9:15 11:30 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 29th of March:
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN60: Network Theory Broadband Circuit Design Fall 014 Lecture 13: Frequency Synthesizer Examples Sam Palermo Analog & Mixed-Signal Center Texas A&M University Agenda Frequency Synthesizer Examples Design
More informationSIGMA-DELTA CONVERTER
SIGMA-DELTA CONVERTER (1995: Pacífico R. Concetti Western A. Geophysical-Argentina) The Sigma-Delta A/D Converter is not new in electronic engineering since it has been previously used as part of many
More informationSolid State Devices & Circuits. 18. Advanced Techniques
ECE 442 Solid State Devices & Circuits 18. Advanced Techniques Jose E. Schutt-Aine Electrical l&c Computer Engineering i University of Illinois jschutt@emlab.uiuc.edu 1 Darlington Configuration - Popular
More informationSpeed Control of DC Motor Using Phase-Locked Loop
Speed Control of DC Motor Using Phase-Locked Loop Authors Shaunak Vyas Darshit Shah Affiliations B.Tech. Electrical, Nirma University, Ahmedabad E-mail shaunak_vyas1@yahoo.co.in darshit_shah1@yahoo.co.in
More informationUNIT 2. Q.1) Describe the functioning of standard signal generator. Ans. Electronic Measurements & Instrumentation
UNIT 2 Q.1) Describe the functioning of standard signal generator Ans. STANDARD SIGNAL GENERATOR A standard signal generator produces known and controllable voltages. It is used as power source for the
More informationEE247 Lecture 22. Figures of merit (FOM) and trends for ADCs How to use/not use FOM. EECS 247 Lecture 22: Data Converters 2004 H. K.
EE247 Lecture 22 Pipelined ADCs Combining the bits Stage implementation Circuits Noise budgeting Figures of merit (FOM) and trends for ADCs How to use/not use FOM Oversampled ADCs EECS 247 Lecture 22:
More informationRF/IF Terminology and Specs
RF/IF Terminology and Specs Contributors: Brad Brannon John Greichen Leo McHugh Eamon Nash Eberhard Brunner 1 Terminology LNA - Low-Noise Amplifier. A specialized amplifier to boost the very small received
More informationDual-Rate Fibre Channel Repeaters
9-292; Rev ; 7/04 Dual-Rate Fibre Channel Repeaters General Description The are dual-rate (.0625Gbps and 2.25Gbps) fibre channel repeaters. They are optimized for use in fibre channel arbitrated loop applications
More informationHomework Assignment 03
Homework Assignment 03 Question 1 (Short Takes), 2 points each unless otherwise noted. 1. Two 0.68 μf capacitors are connected in series across a 10 khz sine wave signal source. The total capacitive reactance
More informationCommunication Circuit Lab Manual
German Jordanian University School of Electrical Engineering and IT Department of Electrical and Communication Engineering Communication Circuit Lab Manual Experiment 2 Tuned Amplifier Eng. Anas Alashqar
More informationAdvanced Regulating Pulse Width Modulators
Advanced Regulating Pulse Width Modulators FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for Single-ended or Push-pull Applications Low Standby Current 8mA Typical Interchangeable with
More informationChapter 13 Oscillators and Data Converters
Chapter 13 Oscillators and Data Converters 13.1 General Considerations 13.2 Ring Oscillators 13.3 LC Oscillators 13.4 Phase Shift Oscillator 13.5 Wien-Bridge Oscillator 13.6 Crystal Oscillators 13.7 Chapter
More informationGATE: Electronics MCQs (Practice Test 1 of 13)
GATE: Electronics MCQs (Practice Test 1 of 13) 1. Removing bypass capacitor across the emitter leg resistor in a CE amplifier causes a. increase in current gain b. decrease in current gain c. increase
More informationE4332: VLSI Design Laboratory. Columbia University Spring 2005: Lectures
E4332: VLSI Design Laboratory Nagendra Krishnapura Columbia University Spring 2005: Lectures nkrishna@vitesse.com 1 AM radio receiver AM radio signals: Audio signals on a carrier Intercept the signal Amplify
More information10. Chapter: A/D and D/A converter principles
Punčochář, Mohylová: TELO, Chapter 10: A/D and D/A converter principles 1 10. Chapter: A/D and D/A converter principles Time of study: 6 hours Goals: the student should be able to define basic principles
More informationSIR PADAMPAT SINGHANIA UNIVERSITY UDAIPUR Sample Question Paper for Ph.D. (Electronics & Communication Engineering) SPSAT 18
INSTRUCTIONS SIR PADAMPAT SINGHANIA UNIVERSITY UDAIPUR Sample Question Paper for Ph.D. (Electronics & Communication Engineering) SPSAT 18 The test is 60 minutes long and consists of 40 multiple choice
More informationAWG-GS bit 2.5GS/s Arbitrary Waveform Generator
KEY FEATURES 2.5 GS/s Real Time Sample Rate 14-bit resolution 2 Channels Long Memory: 64 MS/Channel Direct DAC Out - DC Coupled: 1.6 Vpp Differential / 0.8 Vpp > 1GHz Bandwidth RF Amp Out AC coupled -10
More informationR (a) Explain characteristics and limitations of op-amp comparators. (b) Explain operation of free running Multivibrator using op-amp.
Set No: 1 1. (a) Draw the equivalent circuits of emitter coupled differential amplifier from which calculate Ad. (b) Draw the block diagram of four stage cascaded amplifier. Explain the function of each
More informationAssist Lecturer: Marwa Maki. Active Filters
Active Filters In past lecture we noticed that the main disadvantage of Passive Filters is that the amplitude of the output signals is less than that of the input signals, i.e., the gain is never greater
More informationAdvantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12.
Analog Signals Signals that vary continuously throughout a defined range. Representative of many physical quantities, such as temperature and velocity. Usually a voltage or current level. Digital Signals
More informationXR-215A Monolithic Phase Locked Loop
...the analog plus company TM XR-21A Monolithic Phase Locked Loop FEATURES APPLICATIONS June 1997-3 Wide Frequency Range: 0.Hz to 2MHz Wide Supply Voltage Range: V to 26V Wide Dynamic Range: 300V to 3V,
More informationFractional- N PLL with 90 Phase Shift Lock and Active Switched- Capacitor Loop Filter
J. Park, F. Maloberti: "Fractional-N PLL with 90 Phase Shift Lock and Active Switched-Capacitor Loop Filter"; Proc. of the IEEE Custom Integrated Circuits Conference, CICC 2005, San Josè, 21 September
More informationSummer 2015 Examination
Summer 2015 Examination Subject Code: 17445 Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
More informationData Converters. Springer FRANCO MALOBERTI. Pavia University, Italy
Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling
More information4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)
4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) The Metal Oxide Semitonductor Field Effect Transistor (MOSFET) has two modes of operation, the depletion mode, and the enhancement mode.
More informationIntroduction (cont )
Active Filter 1 Introduction Filters are circuits that are capable of passing signals within a band of frequencies while rejecting or blocking signals of frequencies outside this band. This property of
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com THIS PAGE INTENTIONALLY LEFT BLANK Typical Applications The HMC440QS16G(E)
More informationAD9772A - Functional Block Diagram
F FEATURES single 3.0 V to 3.6 V supply 14-Bit DAC Resolution 160 MPS Input Data Rate 67.5 MHz Reconstruction Passband @ 160 MPS 74 dbc FDR @ 25 MHz 2 Interpolation Filter with High- or Low-Pass Response
More informationLM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13600 series consists of two current controlled transconductance amplifiers each with
More informationA 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California
A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture
More informationThis chapter discusses the design issues related to the CDR architectures. The
Chapter 2 Clock and Data Recovery Architectures 2.1 Principle of Operation This chapter discusses the design issues related to the CDR architectures. The bang-bang CDR architectures have recently found
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering And Computer Sciences MULTIFREQUENCY CELL IMPEDENCE MEASUREMENT
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering And Computer Sciences MULTIFREQUENCY CELL IMPEDENCE MEASUREMENT EE247 Term Project Eddie Ng Mounir Bohsali Professor
More informationDesign of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator
Journal of the Korean Physical Society, Vol. 37, No. 6, December 2000, pp. 803 807 Design of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator Yeon Kug Moon Korea Advanced
More informationHigh Speed System Applications
High Speed System Applications 1. High Speed Data Conversion Overview 2. Optimizing Data Converter Interfaces 3. DACs, DDSs, PLLs, and Clock Distribution 4. PC Board Layout and Design Tools Copyright 2006
More informationOp-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared
Op-Amp Design Project EE 5333 Analog Integrated Circuits Prof. Ramesh Harjani Department of ECE University of Minnesota, Twin Cities Report prepared by: Nirav Desai (4280229) 1 Contents: 1. Design Specifications
More informationTuesday, March 1st, 9:15 11:00. Snorre Aunet Nanoelectronics group Department of Informatics University of Oslo.
Nyquist Analog to Digital it Converters Tuesday, March 1st, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo 3.1 Introduction 3.1.1 DAC applications
More informationHigh-Speed, Low-Power Dual Operational Amplifier AD826
a FEATURES High Speed: MHz Unity Gain Bandwidth 3 V/ s Slew Rate 7 ns Settling Time to.% Low Power: 7. ma Max Power Supply Current Per Amp Easy to Use: Drives Unlimited Capacitive Loads ma Min Output Current
More informationcosω t Y AD 532 Analog Multiplier Board EE18.xx Fig. 1 Amplitude modulation of a sine wave message signal
University of Saskatchewan EE 9 Electrical Engineering Laboratory III Amplitude and Frequency Modulation Objectives: To observe the time domain waveforms and spectra of amplitude modulated (AM) waveforms
More informationTwelve voice signals, each band-limited to 3 khz, are frequency -multiplexed using 1 khz guard bands between channels and between the main carrier
Twelve voice signals, each band-limited to 3 khz, are frequency -multiplexed using 1 khz guard bands between channels and between the main carrier and the first channel. The modulation of the main carrier
More informationCommon mode rejection ratio
Common mode rejection ratio Definition: Common mode rejection ratio represents the ratio of the differential voltage gaina d tothecommonmodevoltagegain,a cm : Common mode rejection ratio Definition: Common
More informationChapter.8: Oscillators
Chapter.8: Oscillators Objectives: To understand The basic operation of an Oscillator the working of low frequency oscillators RC phase shift oscillator Wien bridge Oscillator the working of tuned oscillator
More informationGlossary of VCO terms
Glossary of VCO terms VOLTAGE CONTROLLED OSCILLATOR (VCO): This is an oscillator designed so the output frequency can be changed by applying a voltage to its control port or tuning port. FREQUENCY TUNING
More informationSAMPLE/HOLD AMPLIFIER
SAMPLE/HOLD AMPLIFIER FEATURES FAST (µs max) ACQUISITION TIME (1-bit) APERTURE JITTER: 00ps POWER DISSIPATION: 300mW COMPATIBLE WITH HIGH RESOLUTION A/D CONVERTERS ADC7, PCM75, AND ADC71 DESCRIPTION The
More informationUltrahigh Speed Phase/Frequency Discriminator AD9901
a FEATURES Phase and Frequency Detection ECL/TTL/CMOS Compatible Linear Transfer Function No Dead Zone MIL-STD-883 Compliant Versions Available Ultrahigh Speed Phase/Frequency Discriminator AD9901 PHASE-LOCKED
More informationHomework Assignment 07
Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.
More informationNational Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer
National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer Kaustubh Wagle and Niels Knudsen National Instruments, Austin, TX Abstract Single-bit delta-sigma
More informationREALIZATION OF SOME NOVEL ACTIVE CIRCUITS SYNOPSIS
REALIZATION OF SOME NOVEL ACTIVE CIRCUITS SYNOPSIS Filter is a generic term to describe a signal processing block. Filter circuits pass only a certain range of signal frequencies and block or attenuate
More informationIntegrated Circuit Design for High-Speed Frequency Synthesis
Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency
More informationUsing High Speed Differential Amplifiers to Drive Analog to Digital Converters
Using High Speed Differential Amplifiers to Drive Analog to Digital Converters Selecting The Best Differential Amplifier To Drive An Analog To Digital Converter The right high speed differential amplifier
More informationMODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Linear Integrated Circuit Subject Code:
MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Linear Integrated Circuit Subject Code: Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as
More informationElectronics A/D and D/A converters
Electronics A/D and D/A converters Prof. Márta Rencz, Gábor Takács, Dr. György Bognár, Dr. Péter G. Szabó BME DED December 1, 2014 1 / 26 Introduction The world is analog, signal processing nowadays is
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationLab 4 : Transistor Oscillators
Objective: Lab 4 : Transistor Oscillators In this lab, you will learn how to design and implement a colpitts oscillator. In part II you will implement a RC phase shift oscillator Hardware Required : Pre
More information