GATE SOLVED PAPER - IN

Size: px

Start display at page:

Download "GATE SOLVED PAPER - IN"

Homer Bradley
5 years ago
Views:

1 YEAR 202 ONE MARK Q. The i-v characteristics of the diode in the circuit given below are : v -. A v 0.7 V i $ = * 0 A, v < 0.7 V The current in the circuit is (A) 0 ma (C) 6.67 ma (B) 9.3 ma (D) 6.2 ma YEAR 202 TWO MARKS Q. 2 The voltage gain A v of the circuit shown below is (A) Av. 200 (B) Av. 00 (C) Av. 20 (D) Av. 0 Q. 3 The circuit shown is a

2 (A) low pass filter with f 3dB= rad/ s ^R+ R2hC (B) high pass filter with f 3 db = rad/ s RC (C) low pass filter with f 3 db = rad/ s RC (D) high pass filter with f 3 db = rad/ s ^R + R2hC YEAR 20 ONE MARK Q. 4 The amplifier shown below has a voltage gain of - 25., an input resistance of 0 kw, and a lower 3-dB cut-off frequency of 20 Hz. Which one of the following statements is TRUE when the emitter resistance R E is doubled? (A) Magnitude of voltage gain will decrease (B) Input resistance will decrease (C) Collector bias current will increase (D) Lower 3-dB cut-off frequency will increase YEAR 20 TWO MARKS Q. 5 Assuming base-emitter voltage of 0.7 V and b = 99 of transistor Q, the output voltage V o in the ideal opamp circuit shown below is (A) - V (B) -/3.3 V (C) 0 V (D) 2 V

3 Q. 6 Assuming zener diode D has current-voltage characteristics as shown below of the right and forward voltage drop of diode D 2 is 0.7 V, the voltage V o in the circuit shown below is (A) 3.7 V (C) 2.2 V (B) 2.7 V (D) 0 V Q. 7 The value of V o of the series regulator shown below is (A) 24 V (C) 30 V (B) 28 V (D) 32 V Q. 8 The ideal opamp based circuit shown below acts as a (A) low-pass filter (C) band-pass filter (B) high-pass filter (D) band-reject filter Common Data For Questions 9 and 0 : M, M 2 and M 3 in the circuit shown below are matched N-channel enhancement mode MOSFETs operating in saturation mode, forward voltage drop of each diode is 0.7 V, reverse leakage current of each diode is negligible and the opamp is ideal.

4 Q. 9 The current I s in the circuit is (A) - ma (B) 0.5 ma (C) ma (D) 2 ma Q. 0 For the computed value of current I s, the output voltage V o is (A).2 V (B) 0.7 V (C) 0.2 V (D) -0.7 V YEAR 200 ONE MARK Q. In the ideal op-amp circuit given in the adjoining figure, the value of R f is varied from kw to 00 kw. The gain G V0 = bv l will i (A) remain constant at + (B) remain constant at - (C) vary as ( Rf / 0, 000) (D) vary as ( + Rf / 0, 000) YEAR 200 TWO MARKS Q. 2 The matched transistors Q and Q2 shown in the adjoining figure have b= 00. Assuming the base-emitter voltages to be 0.7 V, the collector-emitter voltage V 2 of the transistors Q2 is (A) 33.9 V (C) 6.2 V (B) 27.8 V (D) 0.7 V

5 Q. 3 An active filter is shown in the adjoining figure. The dc gain and the 3 db cut-off frequency of the filter respectively, are, nearly R = 5. 9kW, R = 59 kw, C =. 0nF 2 (A) 40 db, 3,4 khz (C) 20 db, 6.28 khz (B) 40 db,.00 khz (D) 20 db,.00 khz Common Data For Questions 4 and 5 : A differential amplifier is constructed using an ideal op-amp as shown in the adjoining figure. The values of R and R 2 are 47 kw and 470kW respectively. Q. 4 The input impedances seen looking into the terminals V and V 2 with respect to ground, respectively are (A) 47 kw 43 kw (B) 47 kw and 47 kw (C) 47 kw and 5 kw (D) 57 kw and 57 kw Q. 5 V and V 2 are connected to voltage sources having an open circuit of + V each and internal resistances of 3 kw and 3 kw respectively. The output voltage V 0 is (A) 0 V (B) 0.5 V (C).5 V (D) 0 V YEAR 2009 ONE MARK Q. 6 The circuit shown in the figure is

6 (A) an all-pass filter (C) a high-pass filter (B) a band-pass filter (D) a low-pass filter YEAR 2009 TWO MARKS Q. 7 In the circuit shown, the Zener diode has ideal characteristics and a breakdown voltage of 3.2 V. The output voltage V 0 for an input voltage Vi =+ V is closed to (A) - 0 V (B) V (C) - 5 V (D) V Q. 8 The input resistance of the circuit shown in the figure assuming an ideal op-amp, is (A) R/3 (B) 2R/3 (C) R (D) 4R/3 Q. 9 In the circuit shown in the figure, the switch S has been in Position for a long time. It is then moved to Position 2. Assume the Zener diodes to be idea. The time delay between the switch moving to position 2 and the transition in the output voltage V 0 is (A) 5.00 ms (C) 0.00 ms (B) 8.75 ms (D) 3.75 ms

7 Common Data For Questions 20 and 2 : The figure shows a sample-and-hold circuit using a MOSFET as a switch. The threshold voltage of the MOSFET as a switch. The threshold voltage of the MOSFET is + 2 V. It has zero leakage current in the off state. Assume that the capacitor is ideal. Q. 20 The input voltage V i ranges from - 5 V to + 5 V. Appropriate values of V sub, of V g during hold are, respectively, (A) + 2V $ + 7Vand# - 3V (B) - 2 V, $ + 3 V, and# -7V (C) + 2 V, $ + 3Vand# - 7V (D) - 2 V, $ + 7 V, and# -3V Q. 2 The circuit is used at a sampling rate of khz, with an A/D converter having a conversion time of 200 ms. The op-amp has an input bias current of 0 na. The maximum hold error is (A) mv (B) 2 mv (C) 5 mv (D) 0 mv Common Data For Questions 22 and 23 : The circuit shown in the figure uses three identical transistors with VBE = 07. V and b= 00. Given R = R 2 = R 3 = kw, kt/ q e = 25mV.The collector current of transistor Q 3 is 2 ma. Q. 22 The bias Voltage V B at the base of the transistor Q 3 is approximately (A) V (B) V (C) V (D) -. 0 V Q. 23 The small signal voltage gain of the circuit is (A) - 20 (B) -40 (C) 20 (D) 40

8 YEAR 2008 ONE MARK Q. 24 For a single BJT common base amplifier (A) Current gain as well as voltage gain can be greater than unity (B) Current gain can be greater than unity but voltage gain is always < unity. (C) Voltage gain can be greater than unity but current gain is always < unity (D) Current gain as well as voltage gain is always less than unity. Q. 25 In the circuit shown below, the ideality factor h of the diode is unity and the voltage drop across it is 0.7 V. The dynamic resistance of the diode at room temperature is approximately (A) 5 W (C) 50 W (B) 25 W (D) 700 W Q. 26 An ideal op-amp has the characteristics of an ideal (A) Voltage controlled voltage source (B) Voltage controlled current source (C) Current controlled voltage sourec (D) Current controlled current source YEAR 2008 TWO MARKS Q. 27 A differential amplifier shown below has a differential mode gain of 00 and a CMRR of 40 db. If V = 055. and V2 = 045. V, the output V 0 is (A) 0 V (C) V (B) 0.5 V (D) 5 V Q. 28 The op-amp circuit shown below is that of a (A) low-pass filter with a maximum gain of (B) low-pass filter with a maximum, gain of 2 (C) high-pass filter with a maximum gain of (D) high-pass filter with a maximum gain of 2

9 Q. 29 In the op-amp circuit shown below is that of V in is gradually increased from - 0 V to + 0 V. Assuming that the output voltage V out saturates at - 0 V and + 0 V, V out will change from (A) - 0Vto+ 0V when Vin =- V (B) - 0Vto+ 0V when Vin =+ V (C) + 0Vto- 0V when Vin =- V (D) + 0 V to - 0 V when V in =+ V Q. 30 For the op-amp circuit shown below V 0 is approximately equal to (A) - 0 V (B) - 5 V (C) + 5 V (D) + 0 V Q. 3 In the amplifier circuit shown below, assume VBE = 07. V and the b of the transistor and the values of C and C 2 are extremely high. If the amplifier is designed such that at the quiescent point its V VCC CE =, When V 2 CC is the power supply voltage, its small signal voltage gain Vout will be V in

10 (A) 3.75 (B) 4.5 (C) 9 (D) 9 YEAR 2007 ONE MARK Q. 32 When the light falls on the photodiode shown in the following circuit, the reverse saturation current of the photodiode changes form 00 m A to 200 m A. Assuming the op-amp to be ideal, the output voltage, V out of the circuit. (A) does not change (B) changes from V to 2 V (C) changes from 2 V to V (D) changes from -V to -2 V Q. 33 A 555 astable multi-vibrator circuit is shown in the figure below : If R B is shorted, the waveform at V C is

11 YEAR 2007 TWO MARKS Q. 34 Consider the linear circuit with and ideal op-amp shown in the figure below. The Z-parameters of the two port feedback network are Z = Z22 = kw and Z2 = Z2 = kw. The gain of the amplifier is (A) + 0 (B) + (C) - (D) -20 Q. 35 A FET source follower is shown in the figure below : The nature of feedback in the this circuit is (A) positive current (B) negative current (C) positive voltage (D) negative voltage Q. 36 In the circuit shown below, V 0.7 V BE = The b of the transistor and V CE are respectively (A) 9 and 2.8 V (B) 9 and 4.7 V (C) 38 and 2.8 V (D) 38 and 4.7 V

12 Q. 37 The figure shows a single op-amp differential amplifier circuit. Which one of the following statements about the output is correct? (A) V0 # 95 mv (B) 95 m V < V0 # 98 mv (C) 98 mv < V0 # 0 mv (D) V 0 > 0 mv Q. 38 The three transistors in the circuit shown below are identical, with V = 0.7 V and b = 00. BE The voltage V c is (A) 0.2 V (C) 7.4 V (B) 2 V (D) 0 V Q. 39 The input signal shown in the figure below is fed to a Schmitt trigger. The signal has a square wave amplitude of 6 V p-p. It is corrupted by an additive by an additive high frequency noise of amplitude 8V p-p. Which one of the following is an appropriate choice for the upper and lower trip points of the Schmitt trigger to recover a square wave of the same frequency from the corrupted input signal V i? (A)! 8.0 V (B)! 2.0 V (C)! 0.5 V (D) 0 V

13 Q. 40 Consider the circuit shown below The correct frequency response of the circuit is Q. 4 In the circuit shown below the switch (S) is closed whenever the input voltage ( V in ) is positive and open otherwise. The circuit is a (A) Low pass filter (C) Modulator (B) Level shifter (D) Precision rectifier

14 Q. 42 Consider the triangular wave generator shown below. Assume that the op-amps are idea and have! 2 V power supply. If the input is a! 5V 50 Hz square wave of duty cycle 50%, the condition that results in a triangular wave of peak to peak amplitude 5 V and frequency 50 Hz at the output is (A) RC = (B) R = C (C) C R = 5 (D) C R = 5 Common Data For Questions 43, 44 and 45 : Consider the op-amp circuit shown in the figure below. Q. 43 If V= 0.2 V, V2= 0.6 V and V0=- 7 V, and the op-amp is ideal, the value of R is (A) 5kW (B) 0 kw (C) 5 kw (D) 20 kw Q. 44 Let V= V2= Vcsin2pft and R= 20kW. The op-amp has a slew rate of 0.5 V/ m s with its other parameter being idea. The values of V c and f for which the amplifier output will have not distortion are, respectively (A) 0. V and 300 khz (B) 0.5 V and 300 khz (C) 0. V and 300 khz (D) 0.5 V and 30 khz Q. 45 Let V= V2= 0 and R= 20kW. Assume that the op-amp is ideal except for a non-zero input bias current. What is the value of R 2 for the output voltage of the op-amp to be zero? (A) 2.2 kw (B) 9. kw (C) 20 kw (D) 00 kw

15 YEAR 2006 ONE MARK Q. 46 If the value of the resistance R in the following figure is increased by 50%, then voltage gain of the amplifier shown in the figure will change by. (A) 50 % (B) 5% (C) - 50 % (D) Negligible amount Q. 47 When the switch S 2 is closed the gain of the programmable gain amplifier shown in the following figure is (A) 0.5 (B) 2 (C) 4 (D) 8 YEAR 2006 TWO MARKS Q. 48 In the circuit shown in the following figure, the op-amp has input bias current Ib < 0 na, and input offset voltage Vio <. The maximum dc error in the output voltage is (A).0 mv (C) 2.5 mv (B) 2.0 mv (D) 3.0 mv

16 Q. 49 The potential difference between the input terminals of an op amp may be treated to be nearly zero, if (A) the two supply voltages are balanced (B) The output voltage is not saturated (C) the op-amp is used in a circuit having negative feedback (D) there is a dc bias path between each of the input terminals and the circuit ground Q. 50 A dual op-amp instrumentation amplifier is shown below. The expression for the output of the amplifier is given by. (A) v R2 0 = c + ( v 2- v ) R m (B) v 2R2 0 = c + ( v 2- v ) R m (C) v 2R2 0 = ( v 2- v ) (D) v 2R 0 = ( v 2 v ) R c + - R m 2 Q. 5 An amplifier circuit is shown below. Assume that the transistor works in active region. The low frequency small-signal parameters for the transistor are gm = 20 ms, b 0 = 50, r 0 = 3, rb = 0. What is the voltage gain, A v0 V = `v j, of the i amplifier? (A) (B) (C) (D) 0.998

17 Q. 52 The biasing circuit of a silicon transistor is shown below. If b = 80, then what is V CE for the transistor? (A) V (B) 0.2 V (C).2 V (D) 6.08 V Q. 53 An astable multi-vibrator circuit using a 555 IC is given in the following figure. The frequency of oscillation is. (A) 20 khz (C) 40 khz (B) 30 khz (D) 45 khz Statement For Linked Answer Q. 54 and 55 : In the Schmitt trigger circuit shown below, the Zener diodes have V Z (reverse saturation voltage) = 6 V and V D (forward voltage drop) = 0.7 V.

18 Q. 54 If the circuit has the input lower trip point (LTP) = 0 V, then value of R is R 2 given as. (A) (B) 2.67 (C) 4.67 (D) 3 Q. 55 The input upper trip point (UTP) of the Schmitt trigger is (A).5 V (B) 2. V (C) 2.42 V (D) 6.7 V YEAR 2005 ONE MARK Q. 56 The peak value of the output voltage V 0 across the capacitor shown in the figure for a 2230:9 transformer and a 230 V, 50 Hz, input assuming 0.7 V diode drop and an ideal transformer, is (A) 2.73 (B).33 (C) 7.6 (D) 9.0 Q. 57 In the circuit shown in the given figure the input voltage Vin () t is given by 2 sin ( 00p t). For R L in the range 0.5 kw to.5 kw to.5 kw, the current through R L is. (A) + 2 sin (00 pt) ma (B) -2 sin (00 pt) ma (C) sin(00 pt) ma (D).5 sin(00 pt) ma YEAR 2005 TWO MARKS Q. 58 The input-output charcteristic of a Schmidt trigger has a hysteresis band of! 0. V. If the input voltage is 5 sin(00 p t), the delay between the corresponding zero cross-over points of the output and input signals is (A) 6.37 m s (B) 0.02 ms (C) 63.7 m s (D) 2.0 ms

19 Q. 59 In the circuit shown in the figure the input voltage V i is a symmetrical saw-tooth wave of average value zero, positive slope and peak-to-peak value 20 V. The average value of the output, assuming an ideal operational amplifier with peakto-peak symmetrical swing of 30 V, is (A) 5 V (B) 0 V (C) - 5V (D) 7.5 V Q. 60 In the instrumentation amplifier shown in the figure if the switch SW is changed form position A to B, the values of the amplifier gain G before and after changing the switch respectively are (A) 45, 95 (B) 50, 00 (C) 00, 200 (D) 90, 80 Q. 6 Figure shows a circuit which has a coil of resistance R and inductance L. At resonance, the Q-factor of the coil is given by (A) (C) V- V 0 b V l (B) V 0 V V- V0 b V l (D) V V 0 0

20 Q. 62 For the circuit shown in the figure, I DSQ (in ma) and V GSQ (in V) are related through 2 IDSQ = ( 4 + VGSQ) 2. The following data is given : VDD = 5 V, R=.0 MW, R2= 6.5 MW, RD = 2.0 kw, RS =.0 kw, IDSS = 8 ma. The value of I DSQ, assuming the gate current is negligible, is approximately equal to. (A) 5 ma (B) 2.0 na (C) 2.3 m A (D) 3.4 ma Q. 63 In the circuit shown in the figure, assuming ideal diose characteristics with zero forward resistance and 0.7 V forward drop, the average value of V 0 when the input waveform is as shown, is (A) (C) V (B) -.0 V V (D) -2.7 V Q. 64 For the RC circuit shown in the figure, the condition for obtaining an attenuation, V Vin, of /3 at a frequency w rad/s is out (A) (C) 3w CR = 0 (B) 2wCR - = 0 3wCR - 2 = 0 (D) wcr - = 0

21 Statement For Linked Answer Q. 65 and 66 : Given figure shows a transistor circuit with feedback Q. 65 In the circuit, in order to get V 0 in the range of 0-30 V, the range of V in is (A) 0-30 V (B) 0.20 V (C) 0-5 V (D).0 V Q. 66 If V in is generated using an n-bit DA converter, the minimum value of n required, so that the value of V 0 can be set with in an accuracy of less than 20 mv is, (A) 9 (B) 0 (C) (D) 2 YEAR 2004 ONE MARK Q. 67 Assuming ideal diode characteristics, the input/output voltage relationship for the circuit shown in Fig. is (A) v0 () t = vi(), t for all vi() t (B) v0 () t = vi(), t for vi() t vr = 0, otherwise (C) v () t v (), t for v (), t for v () t < v (D) v () t v (), t for v () t > v 0 = = v i i i R R, 0 = i i R otherwise = v, otherwise Q. 68 The output of the op-amp in the circuit of Fig. is R (A) 0 V (B) -3V (C) +.5 V (D) + 3V

22 Q. 69 The device shown in Fig is a (A) Variac (C) Quadrac (B) Triac (D) Diac YEAR 2004 TWO MARKS Q. 70 The parameters of the JEET in Fig. gm = ma/v, rd = 5 kw Neglecting the effect of the capacitor of A.C. analysis, the small signal A.C. voltage gain for the circuit is. (A) - 30 (B) -0 (C) + 40 (D) + 60 Q. 7 The value of V 0 in the circuit, shown in Fig. is (A) (C) - 5V (B) -3V + 3V (D) + 5V Q. 72 The gain v0 ` v j of the amplifier circuit shown in Fig. is i (A) 8 (B) 4 (C) - 4 (D) 3 L R R

23 Q. 73 The output voltage v 0 in the circuit in Fig. is (A) R2 V d (B) R V R R 2 d (C) R2 V (D) R2 V R d R( + d ) Q. 74 V and V 2 are the input voltages of an instrumentation amplifier. The output of the - instrumentation amplifier is found to be 00 ( V- V2) ( V+ V2). The gain and the common mode rejection ratio (CMRR) of the instrumentation amplifier respectively are (A) (50, 60 db) (B) (50 20 db) (C) (00, 60 db) (D) (00, 20 db) Q. 75 The circuit in Fig. is a (A) Band-pass filter with lower cut-off w l = and higher cut off w H = RC RC 2 2 (B) Band-reject filter with lower cut-off w = and higher cut off w H = RC RC 2 2 (C) Band-pass filter with lower cut-off w l = and higher cut off w RC H = 2 2 RC (D) Band-reject filter with lower cut-off w l = and higher cut off RC 2 2 w H = RC Q. 76 For the circuit shown in Fig. the diode D is ideal. The power dissipated by the 300 W resistor is (A) 0.25 W (C) 0.75 W (B) 0.50 W (D).00 W

24 Q. 77 Fig (a) shows a Schwitt trigger circuit and Fig (b) the corresponding hysteresis characteristics. The values of V TL and V TH are (A) V =- 3.75, V = V (B) V =- V, V =+ 5V TL TH TL TH (C) V =- 5 V, V =+ V (D) V =- 5 V, V =+ 5 TL TH TL TH V YEAR 2003 ONE MARK Q. 78 An integrator circuit is shown in Fig. The op-amp is of type 74 and has an input offset current i os of m A and R is MW. If the input V i is a khz square wave of V peak to peak, the output V 0, under steady state condition, will be. (A) A square wave of V peak to peak (B) A triangular wave of V peak to peak (C) Positive supply voltage + V cc (D) Negative supply voltage -V cc Q. 79 The output of an op-amp whose input is a 2.5 MHz square wave is shown in Fig. The slew rate of the op-amp is (A) 0.8 V/ m s (C) 20.0 V/ m s (B) 8.0 V/ ms (D) 40.0 V/ ms

25 Q. 80 The op-amp and the ma current source in the circuit of Fig. are ideal. The output of the op-amp is (A) (C) -.5 ma (B) -.5 V V (D) +.5 V YEAR 2003 TWO MARKS Q. 8 A forward-biased silicon diode when carry negligible current, has a voltage drop of 0.64 V. When the current is A it dissipates W. The ON-resistance of the diode is (A) 0.36 W (B) 0.64 W (C) 0.72 W (D).0 W Q. 82 A transistor amplifier circuit is shown in Fig. The quescent collector current, rounded off to first decimal, is (A) 2.6 ma (C) 2. ma (B) 2.3 ma (D) 2.0 ma Q. 83 The op-amp used in the inverting amplifier shown in Fig. has an equivalent input offset voltage V ios of 5 mv. The output offset voltage is. (A) 5 mv (C) 285 mv (B) 280 mv (D) 560 mv

26 Q. 84 In the circuit shown in Fig. the op-amps used are ideal. The output V 0 is (A) 3.0 V (C).0 V (B).5 V (D) 0.5 V Q. 85 A 50 W power amplifier has a rated output of 30 V rms.. and a voltage gain of 40 db. It is connected to a 40 W loudspeaker having an internal resistance of 0W. Determine the maximum input voltage that can be given to the power amplifier so that neither the power amplifier nor the loudspeaker is overloaded. (A) 40 V (B) 20 V (C) 0.4 V (D) 0.2 V Q. 86 The circuit shown in Fig. is that of a waveform generator. Assuming ideal devices and! 2 V supply, the output V 0 is a (A) Triangular wave of period 20 ms and amplitude! 6V (B) Square wave of period 60 ms and amplitude! 6V (C) Square wave of period 20 ms and amplitude! 6V (D) Square wave of period 60 ms and amplitude! 2 V Q. 87 The 5 V Zener diode in figure is ideal and the ammeter (A), of full-scale ma, has an internal resistance of 00W. The circuit shown, with terminal positive, functions as a (A) 0- VDC voltmeter (B) 0- ma DC ammeter (C) 0-6 VDC voltmeter (D) 0-5 VAC voltmeter

27 YEAR 2002 TWO MARKS Q. 88 A unity gain buffer amplifier has a bandwidth of MHz. The output voltage of the amplifier for an input of 2 V sinusoid of frequency MHz will be (A) 2 V (B) 2 2 V (C) 2 V (D) 4 V 2 2 Q. 89 An amplifier of gain 0, with a gain-bandwidth product of MHz and slew rate of 0. V/ m s is fed with a 0 khz symmetrical square wave of! V amplitude. Its output will be (A)! 0 V amplitude square wave (B)! 25. V amplitude square wave (C)! 0 V amplitude triangular wave (D)! 25. V amplitude triangular wave YEAR 200 ONE MARK Q. 90 A sample and hold circuit has two buffers, one at the input and the other at the output. The primary requirements for the buffers are (A) The input buffer should have high slew rate and the output buffer should have low bias current (B) the input buffer should have low bias current and the output buffer should have high slew rate (C) both the buffers should have low bias currents (D) both the buffers should have high slew rate Q. 9 A twisted pair of wires is used for connecting the signal source with the instrumentation amplifier, as it helps reducing (A) the effect of external interference (B) the error due to bias currents in the amplifier (C) the loading of the source by the amplifier (D) the common mode voltage YEAR 200 TWO MARKS Q. 92 For an input Vt ^ h= 5-2 sin^00 pth-cos^200 pth the output of a full-wave rectifier average is (A) 2 (B) 4 (C) 5 (D) 8 Q. 93 In figure, input offset voltage of the operational amplifier is 2 mv. The output DC error voltage is

28 (A) (C) 0 mv (B) 2 mv mv (D) 22 mv YEAR 2000 ONE MARK Q. 94 V An op-amp with a slew rate of m s has been used to build an amplifier of gain + 0. If the input to the amplifier is a sinusoidal voltage with peak amplitude of V, the maximum allowable frequency of the input signal for undistorted output is (A) 830 Hz (B) khz (C) khz (D) 0. MHz Q. 95 For a sinusoidal input of 50 V amplitude, the circuit shown in figure can be used as (A) regulated DC power supply (C) half-wave rectifier (B) square-wave generator (D) full-wave rectifier Q. 96 In the DC millivoltmeter circuit shown in figure, the input voltage for full scale deflection is (A) (C) 0 V (B) V 00 mv (D) 0 mv YEAR 2000 TWO MARKS Q. 97 If both the junctions of a transistor are forward biased, it will be in (A) saturation mode (B) active mode (C) cut-ff mod (D) inversion mode **********

29 ANSWER KEY (D) (D) (B) (A) (C) (C) (C) (A) (B) (A) (A) (B) (D) (C) (B) (A) (B) (A) (B) (D) (C) (A) (C) (C) (B) (A) (B) (D) (D) (B) (C) (B) (A) (D) (D) (A) (B) (C) (B) (C) (D) (B) (B) (C) (B) (D) (B) (D) (C) (A) (A) (B) (C) (C) (C) (B) (A) (A) (D) (C) (B) (D) (B) (D) (D) (C) (D) (A) (B) (B) (A) (A) (B) (D) (A) (C) (D) (D) (D) (B) (A) (B) (C) (B) (D) (C) (C) (C) (D) (A) (A) (C) (B) (B) (B) (D) (A)

BJT Circuits (MCQs of Moderate Complexity)

BJT Circuits (MCQs of Moderate Complexity) 1. The current ib through base of a silicon npn transistor is 1+0.1 cos (1000πt) ma. At 300K, the rπ in the small signal model of the transistor is i b B C r