DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
|
|
- Rosamund Hardy
- 5 years ago
- Views:
Transcription
1 DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS
2 DESIGN OF MULTI-BIT DELTA-SIGMA A/D CONVERTERS by Yves Geerts Alcatel Microelectronics, Belgium Michiel Steyaert KU Leuven, Belgium and Willy Sansen KU Leuven, Belgium KLUWER ACADEMIC PUBLISHERS NEW YORK, BOSTON, DORDRECHT, LONDON, MOSCOW
3 ebook ISBN: Print ISBN: Kluwer Academic Publishers New York, Boston, Dordrecht, London, Moscow Print 2002 Kluwer Academic Publishers Dordrecht All rights reserved No part of this ebook may be reproduced or transmitted in any form or by any means, electronic, mechanical, recording, or otherwise, without written consent from the Publisher Created in the United States of America Visit Kluwer Online at: and Kluwer's ebookstore at:
4 Abstract Over the last decade, a vast evolution of communication systems was observed. The enormous popularity and expansion of the internet was a driving force for the development of broadband internet access in every home to cope with the increasing bandwidth requirements for multimedia applications. At the same time, wireless communication evolved from an analog network with large devices, to small and cheap handsets which are based on digital communication standards. The core of all these complex electronic systems consists of digital circuits which have a huge computational power and are implemented in CMOS technologies. The development of ever faster and more powerful digital cores opens the way to more complex systems with increasing demands for the analog part which has to provide an interfacing layer to the outside world. One of the crucial building blocks in the analog part is the Analog to Digital converter. The goal of this work is to present an architecture study of AD converters and to provide insight into a wide range of analog circuit imperfections which can limit the performance. The emphasis is put on high-speed high-resolution converters in CMOS, although the material can also be applied for other specification goals and technologies. The first part of this work takes a closer look at various architectures of AD converters. These range from single-loop to cascaded and various multi-bit topologies. The operation and several stability issues of the converters are discussed. The various topologies are optimized to obtain stable converters with a high accuracy and a clear overview is provided of the maximum achievable performance of each topology. Finally, the linearity problem of the DA converter in the feedback loop of multi-bit converters is discussed, together with possible solutions. The second part studies several design aspects of converters, with a special focus on multi-bit implementations. Various models are provided for a wide range of linear and non-linear circuit non-idealities which can degrade the performance of the converter. These models allow the designer to determine the required specifications for the different building blocks. A power estimation is presented and used to derive several design considerations. The last part discusses the systematic design and measurement results of two implementations. The first is a cascaded converter, implemented in a 3.3V standard CMOS technology. It achieves a dynamic range of 92dB for a Nyquist-rate of 2.2MHz. The second converter is a multi-bit third-order topology with Dynamic Element Matching to relax the linearity requirements for the DAC. It is implemented in a standard CMOS technology, achieves a dynamic range of 97dB and a Nyquist-rate of 2.5MHz.
5 List of Symbols and Abbreviations Abbreviations AD ADC ADSL BiCMOS bidwa C21 C211 C22 CAD CLA CMOS DA DAC DC DDS DEM DMT DR DWA DWA O2 DWArand ENOB FDM FFT FM FSM HPF IC ILA Analog-to-Digital Analog-to-Digital Converter Asymmetric Digital Subscriber Line Bipolar Complementary Metal Oxide Semiconductor Bi-Directional Data Weighted Averaging Cascaded Topology 2-1 Cascaded Topology Cascaded Topology 2-2 Computer Aided Design Clocked Averaging Complementary Metal Oxide Semiconductor Digital-to-Analog Digital-to-Analog Converter Direct Current Data Directed Scrambling Dynamic Element Matching Discrete Multi Tone Dynamic Range Input Dynamic Range Output Dynamic Range Data Weighted Averaging Second-Order Data Weighted Averaging Randomized Data Weighted Averaging Effective Number Of Bits Frequency Division Multiplexing Fast Fourier Transform Figure of Merit Finite State Machine High-Pass Filter Integrated Circuit Individual Level Averaging
6 IV ISI LPF LSB MSB MTPR NMOS NRZ OL OTA pdf PDWA PMOS POTS PROM psd QAM RZ SDR SFDR SNR SNDR SR VLSI VGA Inter Symbol Interference Low-Pass Filter Least Significant Bit Most Significant Bit Multi Tone Power Ratio n-channel MOSFET Non-Return-to-Zero code Overload level Operational Transconductance Amplifier Probability Density Function Partitioned Data Weighted Averaging p-channel MOSFET Plain Old Telephony System Programmable Read Only Memory Power Spectral Density Quadrature Amplitude Modulation Return-to-Zero code Signal-to-Distortion Ratio Spurious Free Dynamic Range Signal-to-Noise Ratio Peak Signal-to-Noise Ratio Signal-to-Noise-and-Distortion Ratio Peak Signal-to-Noise-and-Distortion Ratio Slew Rate Very Large Scale of Integration Variable Gain Amplifier List of Symbols and Abbreviations Symbols Physical q T Boltzmann's constant Elementary charge Absolute temperature Definitions Quantizer step size Settling error during the sampling or integration phase Excess noise factor phase of a two phase non overlapping clocking scheme
7 V Static error of an integrator during sampling or integration phase Standard deviation of the clock-jitter Time available to settle during sampling or integration phase Gain of the OTA Amplitude of the input signal Nominal OTA gain Current factor and threshold voltage mismatch parameters Number of bits in the quantizer Equivalent closed-loop load capacitance of the OTA during sampling or integration phase Equivalent open-loop load capacitance of the OTA during sampling or integration phase Sampling and integration capacitance Parasitic input capacitance of the OTA Load capacitance of the OTA Duty-cycle of the feedback pulse in a continuous-time converter Quantization noise error in the time domain Quantization noise error of stage r in a cascaded topology Signal bandwidth and Nyquist rate (i.e. twice the signal bandwidth) Dominant closed-loop pole of the OTA during the integration phase in Hz Capacitive feedback factors during sampling and integration phase Frequency of the input signal Sampling frequency Transistor or amplifier transconductance and output conductance Loop filter of the converter Second and third-order harmonic distortions Noise and signal transfer functions Quantizer gain Transconductance parameter of NMOS and PMOS transistor Channel length of a MOS transistor Order of the converter Number of unit capacitances connected to and respectively Quantization noise power Total number of unit capacitances Power consumption Dominant closed-loop pole of the OTA during sampling or integration phase Oversampling Ratio of a modulator Resistance in the signal path during sampling or integration phase Resistance of nmos, pmos and transmission gate Ratio of the signal to the harmonic distortion component Signal-to-Noise Ratio for a relative input signal of 0.25 Drain, gate and source voltage Drain to bulk, drain to source and gate to source voltages
8 VI List of Symbols and Abbreviations Gate-source overdrive voltage, i.e. Reference voltage of a converter Threshold voltage of nmos and pmos Channel width of a MOS transistor
9 Contents Abstract List of Symbols and Abbreviations 1 Introduction 1.1 Motivation and Applications Asymmetric Digital Subscriber Line (ADSL) Wideband Receiver 1.2 The Presented Work 2 Architecture Study of Delta-Sigma Converters Introduction Operation Principle of Delta-Sigma Converters Nyquist-Rate ADC Oversampled ADC Oversampling Combined with Noise-Shaping: a Definition of Performance Metrics for a ADC Ideal Performance of a ADC 2.3 Optimal Coefficients for Converters Single-Loop Topologies First-Order Converters Second-Order Converters Third-order Converters Fourth and Higher-Order Converters Other Single-Loop Topologies Cascaded Topologies 2.4 Performance Comparison of Topologies 2.5 Continuous-Time Implementations 2.6 Linearity Issues of Multi-Bit Converters Trimming and Analog Calibration Techniques Digital Calibration Techniques Dual-Quantization Techniques Leslie-Singh Architecture ADC I III
10 VIII Conclusion Single-Loop Dual-Quantization Architecture Cascaded Dual-Quantization Architecture Dynamic Element Matching Techniques Randomization Clocked Averaging (CLA) Individual Level Averaging (ILA) Data Weighted Averaging (DWA) Bi-directional Data Weighted Averaging (bidwa) Partitioned Data Weighted Averaging (PDWA) Data Directed Scrambling (DDS) Second-Order Data Weighted Averaging (DWA 02) Vector-Quantizer Structures Noise-Shaped DEM with Tree-Structures Comparison CONTENTS Design Considerations for Multi-Bit Introduction Clock-Jitter Nyquist-Rate AD Converters Discrete-Time Continuous-Time Converters converters Comparison Discrete-Time versus Continuous-Time Converters System Level Considerations Single Ended versus Differential Implementations Non-Ideal Switched-Capacitor Integrator Other Non-Idealities in a Switched-Capacitor Integrator Clock Feedthrough and Charge Injection Coefficient Mismatch Non-Linear Capacitances Non-Linear OTA Gain Non-Linear Switch Resistance Non-Idealities of the DAC and the Quantizer Non-Idealities of the DAC Converters Implementations of Integrators with Single-Bit and Multi-Bit Feedback Signal Swings Finite Gain of the OTA Dominant Closed-Loop Pole of the OTA Switch Resistance and Dominant Closed-Loop Pole of the OTA Slew-Rate and Dominant Closed-Loop Pole of the OTA Full Model Including Switch Resistance, Slew-Rate and Dominant Closed-Loop Pole
11 CONTENTS IX Non-Idealities of the Quantizer Noise Analysis Noise Contribution of the Different Integrators Equivalent Input Noise of a Switched-Capacitor Integrator Power Estimation and Design Considerations Conclusion Implementations Introduction A 15-bit 2.2MS/s 3.3V Cascaded converter Topology Selection and System Level Design Circuit Level Design Design of the Integrator Design of the Quantizer Design of the Clock Generator Layout and Measurement Results Converter Topology Selection and System Level Design A 16-bit 2.5 MS/s 5V Multi-Bit Circuit Level Design Implementation of the Data Weighted Averaging Algorithm Design of the Quantizer Design of the DAC and the Integrator Layout and Measurement Results Performance Comparison Conclusion A Conclusions A Switched-Capacitor Integrator Including Slew-Rate Effects A.1 Charges on the Capacitors A.2 Calculations for the Sampling Phase A.3 A.4 A.2.1 A.2.2 A.2.3 Linear Settling Slewing during an Entire Clock Phase Slewing followed by Linear Settling Calculations for the Integration Phase A.3.1 Linear Settling A.3.2 Slewing during an Entire Clock Phase A.3.3 Slewing followed by Linear Settling Conclusion Bibliography Index
On the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators
On the Study of Improving Noise Shaping Techniques in Wide Bandwidth Sigma Delta Modulators By Du Yun Master Degree in Electrical and Electronics Engineering 2013 Faculty of Science and Technology University
More informationSYSTEMATIC DESIGN OF SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTERS
SYSTEMATIC DESIGN OF SIGMA-DELTA ANALOG-TO-DIGITAL CONVERTERS THE KLUWER INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE Related Titles: ANALOG CIRCUITS AND SIGNAL PROCESSING Consulting Editor:
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More informationData Converters. Springer FRANCO MALOBERTI. Pavia University, Italy
Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling
More informationNPTEL. VLSI Data Conversion Circuits - Video course. Electronics & Communication Engineering.
NPTEL Syllabus VLSI Data Conversion Circuits - Video course COURSE OUTLINE This course covers the analysis and design of CMOS Analog-to-Digital and Digital-to-Analog Converters,with about 7 design assigments.
More informationAcronyms. ADC analog-to-digital converter. BEOL back-end-of-line
Acronyms ADC analog-to-digital converter BEOL back-end-of-line CDF cumulative distribution function CMOS complementary metal-oxide-semiconductor CPU central processing unit CR charge-redistribution CS
More informationBasic Concepts and Architectures
CMOS Sigma-Delta Converters From Basics to State-of of-the-art Basic Concepts and Architectures Rocío del Río, R Belén Pérez-Verdú and José M. de la Rosa {rocio,belen,jrosa}@imse.cnm.es KTH, Stockholm,
More informationPipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationMaterials in this course have been contributed by Fernando Medeiro, José M. de la Rosa, Rocío del Río, Belén Pérez-Verdú and
CMOS Sigma-Delta Converters From Basics to State-of-the-Art Circuits and Errors Angel Rodríguez-Vázquez angel@imse.cnm.es Barcelona, 29-30 / Septiembre / 2010 Materials in this course have been contributed
More informationANALOG CIRCUITS AND SIGNAL PROCESSING
ANALOG CIRCUITS AND SIGNAL PROCESSING Series Editors Mohammed Ismail, The Ohio State University Mohamad Sawan, École Polytechnique de Montréal For further volumes: http://www.springer.com/series/7381 Yongjian
More informationOversampling Converters
Oversampling Converters Behzad Razavi Electrical Engineering Department University of California, Los Angeles Outline Basic Concepts First- and Second-Order Loops Effect of Circuit Nonidealities Cascaded
More informationIntegrated Circuit Design for High-Speed Frequency Synthesis
Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency
More informationLOW-POWER LOW-VOLTAGE SIGMA-DELTA MODULATORS IN NANOMETER CMOS
LOW-POWER LOW-VOLTAGE SIGMA-DELTA MODULATORS IN NANOMETER CMOS THE INTERNATIONAL SERIES IN ENGINEERING AND COMPUTER SCIENCE Related Titles: ANALOG CIRCUITS AND SIGNAL PROCESSING Consulting Editor: Mohammed
More informationA Novel Continuous-Time Common-Mode Feedback for Low-Voltage Switched-OPAMP
10.4 A Novel Continuous-Time Common-Mode Feedback for Low-oltage Switched-OPAMP M. Ali-Bakhshian Electrical Engineering Dept. Sharif University of Tech. Azadi Ave., Tehran, IRAN alibakhshian@ee.sharif.edu
More informationSigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC
Sigma-Delta ADC Tutorial and Latest Development in 90 nm CMOS for SoC Jinseok Koh Wireless Analog Technology Center Texas Instruments Inc. Dallas, TX Outline Fundamentals for ADCs Over-sampling and Noise
More informationSpringerBriefs in Electrical and Computer Engineering
SpringerBriefs in Electrical and Computer Engineering More information about this series at http://www.springer.com/series/10059 David Fouto Nuno Paulino Design of Low Power and Low Area Passive Sigma
More informationOutline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45
INF440 Noise and Distortion Jørgen Andreas Michaelsen Spring 013 1 / 45 Outline Noise basics Component and system noise Distortion Spring 013 Noise and distortion / 45 Introduction We have already considered
More informationMETHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS
METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS METHODOLOGY FOR THE DIGITAL CALIBRATION OF ANALOG CIRCUITS AND SYSTEMS with Case Studies by Marc Pastre Ecole Polytechnique Fédérale
More informationDesign of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications
RESEARCH ARTICLE OPEN ACCESS Design of Continuous Time Multibit Sigma Delta ADC for Next Generation Wireless Applications Sharon Theresa George*, J. Mangaiyarkarasi** *(Department of Information and Communication
More informationINF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012
INF4420 ΔΣ data converters Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Oversampling Noise shaping Circuit design issues Higher order noise shaping Introduction So far we have considered
More informationI-Q Signal Generation Techniques for Communication IC Testing and ATE Systems
2016 IEEE International Test Conference I-Q Signal Generation Techniques for Communication IC Testing and ATE Systems M. Murakami, H. Kobayashi, S. N. B. Mohyar O. Kobayashi, T. Miki, J. Kojima Gunma University
More informationA Successive Approximation ADC based on a new Segmented DAC
A Successive Approximation ADC based on a new Segmented DAC segmented current-mode DAC successive approximation ADC bi-direction segmented current-mode DAC DAC INL 0.47 LSB DNL 0.154 LSB DAC 3V 8 2MS/s
More information444 Index. F Fermi potential, 146 FGMOS transistor, 20 23, 57, 83, 84, 98, 205, 208, 213, 215, 216, 241, 242, 251, 280, 311, 318, 332, 354, 407
Index A Accuracy active resistor structures, 46, 323, 328, 329, 341, 344, 360 computational circuits, 171 differential amplifiers, 30, 31 exponential circuits, 285, 291, 292 multifunctional structures,
More informationLecture #6: Analog-to-Digital Converter
Lecture #6: Analog-to-Digital Converter All electrical signals in the real world are analog, and their waveforms are continuous in time. Since most signal processing is done digitally in discrete time,
More informationIndex. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10
Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar
More informationSUPPORTED by a considerable commercial success, wireline
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 51, NO. 1, JANUARY 2004 47 Highly Linear 2.5-V CMOS 61 Modulator for ADSL+ Rocío del Río, José M. de la Rosa, Belén Pérez-Verdú, Manuel
More informationMASH 2-1 MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN L 2 ( ) ( ) 1( 1 1 1
MASH 2- MULTI-BIT SIGMA-DELTA MODULATOR FOR WLAN Yu hang, Ning Xie, Hui Wang and Yejun He College of Information Engineering, Shenzhen University, Shenzhen, Guangdong 58060, China kensouren@yahoo.com.cn
More information2. ADC Architectures and CMOS Circuits
/58 2. Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationA 7 bit 3.52 GHz Current Steering DAC for WiGig Applications
A 7 bit 3.52 GHz Current Steering DAC for WiGig Applications Trindade, M. Helena Abstract This paper presents a Digital to Analog Converter (DAC) with 7 bit resolution and a sampling rate of 3.52 GHz to
More informationECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter
ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project
More informationAdvanced AD/DA converters. ΔΣ DACs. Overview. Motivations. System overview. Why ΔΣ DACs
Advanced AD/DA converters Overview Why ΔΣ DACs ΔΣ DACs Architectures for ΔΣ DACs filters Smoothing filters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Advanced
More informationADC and DAC Standards Update
ADC and DAC Standards Update Revised ADC Standard 2010 New terminology to conform to Std-1057 SNHR became SNR SNR became SINAD Added more detailed test-setup descriptions Added more appendices Reorganized
More informationIF-Sampling Digital Beamforming with Bit-Stream Processing. Jaehun Jeong
IF-Sampling Digital Beamforming with Bit-Stream Processing by Jaehun Jeong A dissertation submitted in partial fulfillment of the requirements for the degree of Doctor of Philosophy (Electrical Engineering)
More informationMinimizing Spurious Tones in Digital Delta-Sigma Modulators
Minimizing Spurious Tones in Digital Delta-Sigma Modulators ANALOG CIRCUITS AND SIGNAL PROCESSING Series Editors: Mohammed Ismail Mohamad Sawan For other titles published in this series, go to http://www.springer.com/series/7381
More informationA Triple-mode Sigma-delta Modulator Design for Wireless Standards
0th International Conference on Information Technology A Triple-mode Sigma-delta Modulator Design for Wireless Standards Babita R. Jose, P. Mythili, Jawar Singh *, Jimson Mathew * Cochin University of
More informationLOW-POWER CHARGE-PUMP BASED SWITCHED-CAPACITOR CIRCUITS. Alireza Nilchi
LOW-POWER CHARGE-PUMP BASED SWITCHED-CAPACITOR CIRCUITS by Alireza Nilchi A thesis submitted in conformity with the requirements for the degree of Doctor of Philosophy Graduate Department of Electrical
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationDesign of Pipeline Analog to Digital Converter
Design of Pipeline Analog to Digital Converter Vivek Tripathi, Chandrajit Debnath, Rakesh Malik STMicroelectronics The pipeline analog-to-digital converter (ADC) architecture is the most popular topology
More informationA Multi-bit Delta-Sigma Modulator with a Passband Tunable from DC to Half the Sampling Frequency. Kentaro Yamamoto
A Multi-bit Delta-Sigma Modulator with a Passband Tunable from DC to Half the Sampling Frequency by Kentaro Yamamoto A thesis submitted in conformity with the requirements for the degree of Master of Applied
More informationA 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology
A 98dB 3.3V 28mW-per-channel multibit audio DAC in a standard 0.35µm CMOS technology M. Annovazzi, V. Colonna, G. Gandolfi, STMicroelectronics Via Tolomeo, 2000 Cornaredo (MI), Italy vittorio.colonna@st.com
More informationDesign Approaches for Low-Power Reconfigurable Analog-to-Digital Converters
Design Approaches for Low-Power Reconfigurable Analog-to-Digital Converters A Thesis Presented in Partial Fulfillment of the Requirements for the Degree Master of Science in the Graduate School of The
More information2.4 A/D Converter Survey Linearity
2.4 A/D Converter Survey 21 mum and minimum power spectral density (PSD) levels. In the case of a single-channel receiver, this implies the gain control range of the VGA, while in a multi-channel receiver
More informationSWITCHED-CURRENTS an analogue technique for digital technology
SWITCHED-CURRENTS an analogue technique for digital technology Edited by С Toumazou, ]. B. Hughes & N. C. Battersby Supported by the IEEE Circuits and Systems Society Technical Committee on Analog Signal
More informationA 10 bit, 1.8 GS/s Time Interleaved Pipeline ADC
A 10 bit, 1.8 GS/s Time Interleaved Pipeline ADC M. Åberg 2, A. Rantala 2, V. Hakkarainen 1, M. Aho 1, J. Riikonen 1, D. Gomes Martin 2, K. Halonen 1 1 Electronic Circuit Design Laboratory Helsinki University
More informationISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4
ISSCC 2004 / SESSION 25 / HIGH-RESOLUTION NYQUIST ADCs / 25.4 25.4 A 1.8V 14b 10MS/s Pipelined ADC in 0.18µm CMOS with 99dB SFDR Yun Chiu, Paul R. Gray, Borivoje Nikolic University of California, Berkeley,
More informationA low-variation on-resistance CMOS sampling switch for high-speed high-performance applications
A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications MohammadReza Asgari 1 and Omid Hashemipour 2a) 1 Microelectronic Lab, Shahid Beheshti University, G. C. Tehran,
More informationTHE USE of multibit quantizers in oversampling analogto-digital
966 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 57, NO. 12, DECEMBER 2010 A New DAC Mismatch Shaping Technique for Sigma Delta Modulators Mohamed Aboudina, Member, IEEE, and Behzad
More informationA PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER
A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure
More informationA simple 3.8mW, 300MHz, 4-bit flash analog-to-digital converter
A simple 3.8mW, 300MHz, 4bit flash analogtodigital converter Laurent de Lamarre a, MarieMinerve Louërat a and Andreas Kaiser b a LIP6 UPMC Paris 6, 2 rue Cuvier, 75005 Paris, France; b IEMNISEN UMR CNRS
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationCascaded Noise-Shaping Modulators for Oversampled Data Conversion
Cascaded Noise-Shaping Modulators for Oversampled Data Conversion Bruce A. Wooley Stanford University B. Wooley, Stanford, 2004 1 Outline Oversampling modulators for A/D conversion Cascaded noise-shaping
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationModulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies
A. Pena Perez, V.R. Gonzalez- Diaz, and F. Maloberti, ΣΔ Modulator with Op- Amp Gain Compensation for Nanometer CMOS Technologies, IEEE Proceeding of Latin American Symposium on Circuits and Systems, Feb.
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationArchitectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters
0 Architectures and Design Methodologies for Very Low Power and Power Effective A/D Sigma-Delta Converters F. Maloberti University of Pavia - Italy franco.maloberti@unipv.it 1 Introduction Summary Sigma-Delta
More informationDAT175: Topics in Electronic System Design
DAT175: Topics in Electronic System Design Analog Readout Circuitry for Hearing Aid in STM90nm 21 February 2010 Remzi Yagiz Mungan v1.10 1. Introduction In this project, the aim is to design an adjustable
More informationDesign of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching
RESEARCH ARTICLE OPEN ACCESS Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching Annu Saini, Prity Yadav (M.Tech. Student, Department
More informationTuesday, March 22nd, 9:15 11:00
Nonlinearity it and mismatch Tuesday, March 22nd, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 22nd of March:
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationIntegrated Microsystems Laboratory. Franco Maloberti
University of Pavia Integrated Microsystems Laboratory Power Efficient Data Convertes Franco Maloberti franco.maloberti@unipv.it OUTLINE Introduction Managing the noise power budget Challenges of State-of-the-art
More informationA 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS
UT Mixed-Signal/RF Integrated Circuits Seminar Series A 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS Pio Balmelli April 19 th, Austin TX 2 Outline VDSL specifications Σ A/D converter features Broadband
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More informationA Low Power, 8-Bit, 5MS/s Digital to Analog Converter for Successive Approximation ADC
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) ISSN: 2319 4200, ISBN No. : 2319 4197 Volume 1, Issue 4 (Nov. - Dec. 2012), PP 42-46 A Low Power, 8-Bit, 5MS/s Digital to Analog Converter for Successive
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationA 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California
A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture
More informationUser Guide. 1-Clock duty cycle 2-Clock jitter 3-Voltage references 4-Input bandwidth 5-Differential approach. Marc Sabut - STMicroelectronics 1
User Guide -Clock duty cycle 2-Clock jitter 3-Voltage references 4-Input bandwidth 5-Differential approach Marc Sabut - STMicroelectronics User Guide -Clock duty cycle Marc Sabut - STMicroelectronics 2
More informationLow- Power Third- Order ΣΔ Modulator with Cross Couple Paths for WCDMA Applications
C. Della Fiore, F. Maloberti, P. Malcovati: "Low-Power Third-Order ΣΔ Modulator with Cross Couple Paths for WCDMA Applications"; Ph. D. Research in Microelectronics and Electronics, PRIME 2006, Otranto,
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationSummary 185. Chapter 4
Summary This thesis describes the theory, design and realization of precision interface electronics for bridge transducers and thermocouples that require high accuracy, low noise, low drift and simultaneously,
More informationChapter 13: Introduction to Switched- Capacitor Circuits
Chapter 13: Introduction to Switched- Capacitor Circuits 13.1 General Considerations 13.2 Sampling Switches 13.3 Switched-Capacitor Amplifiers 13.4 Switched-Capacitor Integrator 13.5 Switched-Capacitor
More informationData Converters. Specifications for Data Converters. Overview. Testing and characterization. Conditions of operation
Data Converters Overview Specifications for Data Converters Pietro Andreani Dept. of Electrical and Information Technology Lund University, Sweden Conditions of operation Type of converter Converter specifications
More informationEXPERIMENT WISE VIVA QUESTIONS
EXPERIMENT WISE VIVA QUESTIONS Pulse Code Modulation: 1. Draw the block diagram of basic digital communication system. How it is different from analog communication system. 2. What are the advantages of
More informationDesign of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications
Design of Miller Compensated Two-Stage Operational Amplifier for Data Converter Applications Prema Kumar. G Shravan Kudikala Casest, School Of Physics Casest, School Of Physics University Of Hyderabad
More informationAnalysis of the system level design of a 1.5 bit/stage pipeline ADC 1 Amit Kumar Tripathi, 2 Rishi Singhal, 3 Anurag Verma
014 Fourth International Conference on Advanced Computing & Communication Technologies Analysis of the system level design of a 1.5 bit/stage pipeline ADC 1 Amit Kumar Tripathi, Rishi Singhal, 3 Anurag
More informationRF Integrated Circuits
Introduction and Motivation RF Integrated Circuits The recent explosion in the radio frequency (RF) and wireless market has caught the semiconductor industry by surprise. The increasing demand for affordable
More informationA/D Conversion and Filtering for Ultra Low Power Radios. Dejan Radjen Yasser Sherazi. Advanced Digital IC Design. Contents. Why is this important?
1 Advanced Digital IC Design A/D Conversion and Filtering for Ultra Low Power Radios Dejan Radjen Yasser Sherazi Contents A/D Conversion A/D Converters Introduction ΔΣ modulator for Ultra Low Power Radios
More informationTradeoffs and Optimization in Analog CMOS Design
Tradeoffs and Optimization in Analog CMOS Design David M. Binkley University of North Carolina at Charlotte, USA A John Wiley & Sons, Ltd., Publication Contents Foreword Preface Acknowledgmerits List of
More information3. DAC Architectures and CMOS Circuits
1/30 3. DAC Architectures and CMOS Circuits Francesc Serra Graells francesc.serra.graells@uab.cat Departament de Microelectrònica i Sistemes Electrònics Universitat Autònoma de Barcelona paco.serra@imb-cnm.csic.es
More informationDesigning CMOS folded-cascode operational amplifier with flicker noise minimisation
Microelectronics Journal 32 (200) 69 73 Short Communication Designing CMOS folded-cascode operational amplifier with flicker noise minimisation P.K. Chan*, L.S. Ng, L. Siek, K.T. Lau Microelectronics Journal
More informationA 1.5-V 14-Bit 100-MS/s Self-Calibrated DAC
IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 38, NO. 12, DECEMBER 2003 2051 A 1.5-V 14-Bit 100-MS/s Self-Calibrated DAC Yonghua Cong, Student Member, IEEE, and Randall L. Geiger, Fellow, IEEE Abstract Large-area
More informationReceiver Architecture
Receiver Architecture Receiver basics Channel selection why not at RF? BPF first or LNA first? Direct digitization of RF signal Receiver architectures Sub-sampling receiver noise problem Heterodyne receiver
More informationBANDPASS delta sigma ( ) modulators are used to digitize
680 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 10, OCTOBER 2005 A Time-Delay Jitter-Insensitive Continuous-Time Bandpass 16 Modulator Architecture Anurag Pulincherry, Michael
More informationPerformance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design
RESEARCH ARTICLE OPEN ACCESS Performance Analysis of Low Power, High Gain Operational Amplifier Using CMOS VLSI Design Ankush S. Patharkar*, Dr. Shirish M. Deshmukh** *(Department of Electronics and Telecommunication,
More informationAn eighth order channel selection filter for low-if and zero-if DVB tuner applications
Vol. 30, No. 11 Journal of Semiconductors November 009 An eighth order channel selection filter for low-if and zero-if DVB tuner applications Zou Liang( 邹亮 ) 1, Liao Youchun( 廖友春 ), and Tang Zhangwen(
More informationDesign of a Sigma Delta modulator for wireless communication applications based on ADSL standard
Design of a Sigma Delta modulator for wireless communication applications based on ADSL standard Mohsen Beiranvand 1, Reza Sarshar 2, Younes Mokhtari 3 1- Department of Electrical Engineering, Islamic
More informationDesign and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009
Design and Implementation of a Sigma Delta ADC By: Moslem Rashidi, March 2009 Introduction The first thing in design an ADC is select architecture of ADC that is depend on parameters like bandwidth, resolution,
More informationData Conversion Techniques (DAT115)
Data Conversion Techniques (DAT115) Hand in Report Second Order Sigma Delta Modulator with Interleaving Scheme Group 14N Remzi Yagiz Mungan, Christoffer Holmström [ 1 20 ] Contents 1. Task Description...
More informationCMOS High Speed A/D Converter Architectures
CHAPTER 3 CMOS High Speed A/D Converter Architectures 3.1 Introduction In the previous chapter, basic key functions are examined with special emphasis on the power dissipation associated with its implementation.
More informationMicroelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits
Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational
More informationANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS
ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,
More informationI must be selected in the presence of strong
Semiconductor Technology Analyzing sigma-delta ADCs in deep-submicron CMOS technologies Sigma-delta ( ) analog-to-digital-converters are critical components in wireless transceivers. This study shows that
More informationMicroelectronic Circuits
SECOND EDITION ISHBWHBI \ ' -' Microelectronic Circuits Adel S. Sedra University of Toronto Kenneth С Smith University of Toronto HOLT, RINEHART AND WINSTON HOLT, RINEHART AND WINSTON, INC. New York Chicago
More informationBroadband Continuous-Time Sigma-Delta Analog-to-Digital Conversion Using MOSIS AMI 0.5 um CMOS Technology
Broadband Continuous-Time Sigma-Delta Analog-to-Digital Conversion Using MOSIS AMI 0.5 um CMOS Technology Rationale and Goals A Research/Educational Proposal Shouli Yan and Edgar Sanchez-Sinencio Department
More informationDesign of High-Resolution MOSFET-Only Pipelined ADCs with Digital Calibration
Design of High-Resolution MOSET-Only Pipelined ADCs with Digital Calibration Hamed Aminzadeh, Mohammad Danaie, and Reza Lotfi Integrated Systems Lab., EE Dept., erdowsi University of Mashhad, Mashhad,
More informationBasic distortion definitions
Conclusions The push-pull second-generation current-conveyor realised with a complementary bipolar integration technology is probably the most appropriate choice as a building block for low-distortion
More informationSecond-Order Sigma-Delta Modulator in Standard CMOS Technology
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 2004, 37-44 Second-Order Sigma-Delta Modulator in Standard CMOS Technology Dragiša Milovanović 1, Milan Savić 1, Miljan Nikolić 1 Abstract:
More informationA 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction. Andrea Panigada, Ian Galton
A 130mW 100MS/s Pipelined ADC with 69dB SNDR Enabled by Digital Harmonic Distortion Correction Andrea Panigada, Ian Galton University of California at San Diego, La Jolla, CA INTEGRATED SIGNAL PROCESSING
More informationCHAPTER 1 INTRODUCTION
CHAPTER 1 INTRODUCTION 1.1 Historical Background Recent advances in Very Large Scale Integration (VLSI) technologies have made possible the realization of complete systems on a single chip. Since complete
More information