Line Differential Protection Scheme Modelling for Underground 420 kv Cable Systems
|
|
- Cornelia Thornton
- 6 years ago
- Views:
Transcription
1 Lin Diffrntial Protction Schm Modlling for Undrground 4 kv abl Systms EMTD/PSD Rlays Modlling Michal Sztykil, laus Lth ak Dpartmnt of Enrgy Tchnology alborg Univrsity alborg, Dnmark clb@it.aau.dk Wojcich Wichowski, Sbastian Dollrup Protction & ontrol Systms Enrgint.dk Frdricia, Dnmark sdo@nrgint.dk bstract asd on th analysis of a spcific rlay modl and an HV (High Voltag ltrnating urrnt) cabl systm, a nw approach to EMTD/PSD modlling of protctiv rlays is prsntd. Such approach allows to crat complx and accurat rlay modls drivd from th original algorithms. Rlay modls can b applid with various systms, allowing to obtain th most optimal configuration of th protctiv rlaying. Th prsnt papr dscribs modlling mthodology on th basis of Simns SIPROTE 4 7SD5/6. Rlay modl was vrifid xprimntally with its ral quivalnt by both EMTP-simulatd and ral world gnratd currnt signals connctd to th rlay. Kywords lin diffrntial protction; LPE HV cabl; EMTD/PSD rlay modl; SIPROTE 4 7SD5; 7SD6 I. INTRODUTION Rlay computr modlling is an important issu for stablishing propr protction schm for th spcifid systm. Nowadays, it is difficult to obtain accurat rlay computr modl, sinc rlay manufacturrs offr thir products with a varity of algorithms and faturs that may significantly chang opration of rlays undr spcific conditions and stats. For this purpos, ssntial study ovr nw approach for crating rlay modls in EMTD/PSD is givn. Th mthodology rlis on obtaind rlay s tchnical spcification (givn by rlays manufacturr), so that uniqu faturs and algorithms - charactristic for ach rlay typ, can b dvlopd. s a rsult, this would giv complx rlay modl narrowd and usful only for spcifid typ of rlay. In compnsation, rlay computr modl would b vry accurat (mainly in trms of snsitivity and oprating spd) with asy and usr-frindly configuration panl, which is programmd with th sam paramtr valus as in ral dvics. Establishd rlay modls would asily allow to prform simulations of chosn study cass and xamin possibilitis of unwantd tripping that might occur (.g. du to transint powr lctronics switching, ovrvoltags, xtrnal faults, nrgization stats, tc.). This papr prsnts such analysis for Simns lin diffrntial rlays SIPROTE 4 SD5/6, as ths rlays ar plannd to protct HV undrground transmission cabl systm built in Dnmark in yars -4. Larg capacitanc of undrground cabls in comparison to ovrhad lins brings original issus for th diffrntial protction schm to considr, as both stady and transint stats hav to b dply analyzd. For stady stat, charging currnt is th factor that mostly affcts rlays function. For transint stats, rlays may b affctd by inrush currnts that occur du to shunt ractors switching oprations (ncssary for ractiv powr compnsation). In ordr to proprly rflct cabl systm s influnc ovr rlay s currnt signals in mntiond stats, cabl systm is modlld with th usag of EMTD/PSD softwar, as it provids satisfactory accuracy for both stady and transint analysis. Whn both cabl systm and protction schm modls ar compltd, rlay modl s accuracy can b finally vrifid through xprimntal tsting. Having idntical paramtr stting both for rlay modl and ral dvic, snsitivity and oprating spd ar compard thus showing high accuracy of th rlay modl. Rsults from xprimntal analysis prov that prsntd approach for rlay modlling can b succssfully adaptd for spcific rlays with original algorithms and faturs. E II. SV PROTETED LE SYSTEM - KGROUND. abl Systm - Dscription Th singl phas diagram of total cabl systm is shown on Fig.. L KYV SR SR SR3 SR4 Figur. Schmatic Rprsntation of th Undrground 4 kv abl Systm. L E Modrn Elctric Powr Systms, Wroclaw, Poland MEPS' - papr P45
2 P_KYV Q_KYV KYV sourc EN_ Ip 3 KYV shunt ractor SV sourc P_SV Q_SV Fault Lin ircuit rakrs ontrol St LPE Shunt Ractors ircuit rakrs ontrol St EN_ LPE ETERNL FULT KYVr TORr EN_ 3 LPE 3 SV shunt ractor rakr rakr Opn@t rakr Opn@t Fault Tim d INTERNL FULT rakr losd@t losd@t rakr Opn@t rakr Opn@t FULTS EN_ TORr SVr LPE Ip LPE 3 LPE 3 LPE3 3 LPE3 LPE3 3 LPE 3 LPE4 Sourcs ontrol St Faults ontrol St Faults ontrol St Dscription KYV Faults : ontrols Faults : ontrols Fault Typ ontrol Phas ngl_ Phas ngl_ Voltag_ Voltag_ P_KYV Q_KYV Extrnal Fault Intrnal Fault = No Fault 9 9 = Phas to Ground 3 = Phas to Ground = Phas to Ground = Phas to Ground = Phas to Ground 6 6 SV 7 = Phas to Ground = Phas to Ground Phas ngl_ Phas ngl_ Voltag_ Voltag_ P_SV Q_SV 4 9 = Phas = Phas kv kv LPE LPE9 3 LPE4 [ohm ] [ohm ] [ohm ] LPE9 [ohm ] [ohm ] [ohm ] LPE4 LPE9 3 3 LPE5 3 LPE8 3 LPE8 LPE5 LPE8 3 LPE5 LPE7 3 3 LPE7 LPE7 Ip TOR shunt ractor 3 k k k LPE6 3 Ia Ia Ia LPE6 LPE6 3 Main : Phas currnts Ia Ia Ia [ohm ] [ohm ] [ohm ] TOR shunt ractor Phas urrnts Wavforms - both lin nds Ip Th systm consists of th following componnts: ) LPE HV Undrground abl Sctions (L L): Slctd cabl is mad of thr aluminium singl-cor cabls burid undrground on th dpth of,3 m and laid in a flat formation within 3 mm from ach othr. Total cabl is dividd into two sctions of lngths accordingly 8 km and 9,5 km. Mtallic scrns of ach cabl sction ar crossbondd approximatly ach km, and arthd ach 6 km. Dtaild information about cabl structur is prsntd on tabl I. TLE I. TEHNIL DT OF LPE UNDERGROUND 4 KV LE Dscription Valu ross-sction of conductor (mm ) 6 Diamtr of conductor (mm) 5 Insulation thicknss (mm) 7, Diamtr ovr insulation (mm), ross-sction of scrn (mm ) 85 Outr diamtr of cabl (mm) 7, apacitanc (µf/km), Inductanc (mh/km),5 harging currnt pr phas (/km) 4,9 ) Shunt Ractor anks (SR SR4): For ractiv powr compnsation, four switchabl shunt ractors ar installd; ach on SV, KYV bus bars with ractiv powr of MVRs and two btwn cabl sctions with ractiv powr of 4 MVRs. 3) Supply Sourcs (E E): Powr systm on both sids of th cabl is modlld by E and E sourcs that ar Thvnin quivalnts consisting of voltag sourcs and its short-circuit impdancs. Paramtr valus ar listd on tabl II. TLE II. Supply Sourc TEHNIL DT OF LE S SUPPLY SOURES Voltag (kv) Short-circuit impdanc (Ω) E j6.6 E j6.78. EMTD/PSD Modl of abl Systm In Fig., dscribd cabl systm is modlld in EMTD/PSD softwar by frquncy dpndnt (phas) modl, giving highst accuracy among othr availabl modls [5]. Such modlld cabl systm may accuratly rflct bhaviour of th protction schm undr various transint stats that ar likly to appar. Furthr dtaild information about stablishing computr modl of th cabl is availabl in [5]. Shunt ractors ar modlld with sris rsistanc and inductanc paramtr valus for ach phas. V Ph 4 [kv], 5 [Hz] 59 [MV] Z =.89 [ohm] + j6.6 [ohm] 5.6 [H].858 [ohm] KYVr 5.6 [H].858 [ohm] 5.6 [H].858 [ohm] SV V Ph LPE 4 [kv], 5 [Hz] 477 [MV] Z =.839 [ohm] + j6.78 [ohm] 5.6 [H].858 [ohm] SVr 5.6 [H].858 [ohm] DR T 5.6 [H].858 [ohm] dgrs dgrs Figur. EMTD/PSD Rprsntation of th Undrground 4 kv abl Systm. Tabl III shows validation rsults for thr possibl currnts that can flow through protctd cabl. Paramtrs wr chosn that mostly affct propr function of stablishd diffrntial protction. Dtaild mthodology for cabl modl validation along with sris of calculations ar givn in [-3]. TLE III. Dscription Maximum urrnt (k) VLIDTION RESULTS FOR EMTD/PSD UNDERGROUND LE MODEL harging Extrnal Fault at SV substation (k) Intrnal Fault in th middl of th cabl (k) Thortical nalysis FO Protctd Zon EMTD/PSD Modl TORr 4. [H].59 [ohm] 4. [H].59 [ohm] DR T 4. [H].59 [ohm] TORr 4. [H].59 [ohm] 4. [H].59 [ohm] 4. [H].59 [ohm] Rlativ rror r (%),878,85 8,3 9,555,49 6,85,94 8,4 Rlativ rror is calculatd from r = IT - IPSD / IT, whr: IT currnt paramtr valu obtaind algbraically; IPSD currnt paramtr valu obtaind numrically. Rlativ rror originats from cabl gomtry, sinc mutual couplings btwn intrnal conductiv cabl layrs tak plac. This corrsponds to cor conductors and scrns that ar in clos proximity to ach othr. Rsulting inductiv ractanc for singl phas is lowr than calculatd algbraically, thus giving highr currnt valu which riss significantly whn high currnts flow through cabl []. Validation rsults allow to conclud that crtain rror lvl occurs and has to b takn into account. Highr fault currnt valus from EMTD/PSD simulations allow to kp safty margin for th analysis basd on simulation rsults.. Diffrntial Protction Schm Dscription Total diffrntial protction schm for th analyzd cabl systm is prsntd in Fig. 3. Figur 3. Schmatic Rprsntation of th Diffrntial Protction Schm ovr Undrground 4 kv abl Systm. KYV
3 3.3 P.76 Idiffx 3.5 Idiffx 3.5 Idiffxx 7.4 Idiffxx.5 Inrush Rstraint Ratio 6.33 M inrush pak P Idiffx Idiffx Qdiffxx Qdiffxx Main : ontrols cross-blocking OFF ON Inrush Rstraint Ratio M inrush pak Inrush ON / OFF ia ib ic SMPLER SMPLER SMPLER PHSE PHSE PHSE trip_ cros s_ trip_ cros s_ trip_ cros s_ trip_ trip_ trip_ cross _ cross _ cross _ trl trl = EN_ EN_ EN_ EN_ y y EN_ SMPLER SMPLER SMPLER EN_ -s T -s T -s T -s T -s T -s T trip_ cross_ trip_ cross_ trip_ cross_ trip_ trip_ trip_ cross_ cross_ cross_ = trl trl : Graphs : Graphs trip_r trip_r trip_r cros s_r cros s_r cros s_r trl trl = trip_r cros s_r trip_r cros s_r trip_r cros s_r PHSE PHSE PHSE Ia Ia_ S4 phasor_ma phasor_pa SMPLER SMPLER SMPLER ia ib ic Proposd protction schm consists of following componnts: ) urrnt Transformrs (T): Dvics rsponsibl for currnt signal transformation on th lvl applicabl for masuring instrumnts installd in protction rlays. Tabl IV shows currnt transformrs spcification usd for computr modlling purpos. TLE IV. TEHNIL DT OF URRENT TRNSFORMERS (T) Paramtr Valu T manufacturr s modl IM 4 T class 5P Transfomation ratio (/) / ccuracy Limit Factor LF Nominal Powr (V) 5 ) Mono-mod Fibr Optic abls (FO): ommunication channls rsponsibl for propr signal transmission btwn rlays. Du to significant lngth of th protctd cabl (58,5 km), signal attnuation phnomnon must b considrd along with tim dlay btwn snding and raching signal from both sids of th protctd cabl. Rfrnc [] xplains dtaild solution mthodology to statd issus. hannl tim dlay is calculatd basd on datasht providd by fibr optic cabl s and rlay s manufacturrs. Ncssary data ar gathrd in tabl V. TLE V. TEHNIL DT OF FIRE OPTI LES (FO) Indx Paramtr Valu v andwidth Data Spd (bits/s) 5 l FO FO Lngth (km) 58,5 v FO FO Spd of Light (km/s) l HDL Fram Lngth (bits) hannl tim dlay T dlay is,7 ms, calculatd from whr l l l T + FO dlay = Ts + Tt + Tr = +, () v vfo v T s tim for snding signal by th local rlay, T t tim for transmitting signal through FO cabl, T r tim for rciving signal by th rmot rlay. 3) Lin Diffrntial Rlays (DR): Most complx componnts ralizing signal masurmnt, signal comparison and finally - fault dtction principls. Rlays analyzd in this papr ar Simns SIPROTE 4 7SD5. Dtaild tchnical spcification, instruction on stablishing propr configuration paramtr st ar availabl in [], [3] and [4]. D. EMTD/PSD Modl of Diffrntial Protction Schm gnral approach is introducd for protction schm modlling in PSD softwar. asd on prvious componnts dscription, thir uniqu charactristic functions ar prsntd on Fig. 4. Each componnt is rsponsibl for: Ia Ia SIGNL TRNSFORMTION Ia_ Ia Ia_ Ia Ia Ia_ Ia Ia_ Ia -st -st -st SIGNL TRNSMISSION in out D Ia_3 Ia Ia_3 Ia Ia_ Ia_4 Ia Ia_4 Ia Ia Ia_ D Ia_5 Ia Ia_5Ia PHSE PHSE PHSE SIGNL PROESSING Figur 4. EMTD/PSD Rprsntation of th Diffrntial Protction Schm ovr Undrground 4 kv abl Systm. Signal transformation, modlld by urrnt Transformr Lucas modl blocks with spcifid paramtr sttings. Rfrnc [6] provids mor information rgarding T Lucas modl. Signal transmission, modlld by tim dlay blocks with spcifid and calculatd tim dlay valu from (). Signal procssing, modlld with complx block combination, rflcting opration algorithm and original faturs of ral rlays. III. EMTD/PSD RELY MODELLING Rlay EMTD/PSD computr modl is cratd in a shap of box with thr phas moduls includd, so that all oprations ar phas sgrgatd as in ral rlays (s Fig. 7). Input signals for moduls ar prviously sampld with samplr blocks, so that sampld valus appar ach full cycl priod (fixd frquncy) [3]. Output logic signal is rsponsibl for controlling lin circuit brakr in cas of possibl fault occurrnc. Following faturs ar includd in ach phas modul: ) Sampl cquisition: Opration ncssary for furthr phasor and charg computations. Sampl valus i n hav to b stord during full cycl. This opration is availabl by implmnting Sampl/Hold blocks ach controlld by logic puls gnrator block, as prsntd on Fig. 5. Puls gnrator blocks giv command D for ach sampl/ block. Gnratd pulss ar shiftd to ach othr by 8 dgrs of total cycl priod Ia_6 Ia Ia_6Ia Ia_7 Ia Ia_7 Ia Ia_8 Ia Ia_8 Ia Ia_9 Ia Ia_9 Ia Figur 5. EMTD/PSD Rprsntation of Sampl cquisition Tchniqu. Ia_ Ia_
4 ) Phasor Masurmnt: currnt phasor valus I ar obtaind in th shap of complx numbrs through Discrt Fourir Transform tchniqu, basd on whr Hrin ar I = I + j, () S I N = I S sin( ω n t ) i n, (3) N n= N = + + i in I cos( ω n t ) in. (4) N n= n =,,, sampl numbr, i n currnt sampl valu corrsponding to sampl n, ω = f π cycl pulsation, t = (f N) - f = 5 Hz frquncy, sampl tim intrval, N = numbr of sampls ovr on cycl. Equations (3) and (4) ar ralizd by corrlating sampl valus with sin and cosin wavforms and summating thm ach full cycl priod []. 3) harg Masurmnt: harg valus Q ar obtaind basd on 5+ n + n n+ 5 Q = i dt i i ti. (5) i= n Four charg valus ar calculatd ach full cycl priod. y applying signal switch block, final charg signal is switchd ach quartr cycl. This corrsponds to ral rlay fatur, whr charg comparison is prformd four tims mor oftn than phasor comparison. 4) Phasor omparison: basd on rlay s principls givn in [], valus for oprational phasor I OP and rstraint phasor I RES ar obtaind and rlay oprating critrion is for I OP > I RES, (6) P I : I P P I : I P IRES = Idiff > + +, (7) P3 I : I > P P3 I : I > P Rlay stting paramtrs P, P, P3 and I diff> ar chosn basd on procdur givn in [3] and [4]. Paramtrs I and I ar currnt phasor valus corrspondingly masurd by local and rmot rlays. Opration of switching multiplying factors for rstraint phasor (dtrmind by currnt signal valu in fault stat or load stat) is mad with th usag of comparator blocks, which output signal is multiplid by its corrsponding actual phasor currnt signal valu, as shown on Fig. 6. asd on information obtaind from th position of lin circuit brakr installd on th sam sid as dvic, diffrntial rlay can dtct dad lin stat whn no currnt flows through th protctd cabl. abl nrgization stat whn circuit brakr is suddnly switchd on is dtctd by Edg Dtctor block by positiv transition apparanc of signal from lin circuit brakrs. This allows gnrating digital impuls, which is latr xtndd to th spcifid tim intrval - Td stting, which can b changd basd on rlay sttings by Monostabl Multivibrator block. a) b) phasor_ma [Main] Idiffx [Main] EN_ phasor_ma M phasor_ma Y M D + + P F phasor_pa P Y phasor_ma phasor_pa P phasor_ma phasor_ma P [Main] Idiffx M P Idiffx Idiffx Y omparator EN_ M P trl Y Idiffx trl = P trl P < phasor_ma phasor_ma P trl = Edg Dtctor omparator omparator Monostabl T P3 P P F F D + D dyta omparator Low pass uttrwth Ordr = D F Samplr Irs_phasor Iop_phasor Figur 6. EMTD/PSD Rprsntation of Phasor omparison tchniqu: a) Rstraint phasor I RES, b) Oprational phasor I OP. 5) harg omparison: for this tchniqu, th sam algorithm is usd as for phasor comparison. I diff> paramtr is rplacd with minimum thrs valu for chargs: I diff>>. In addition, phasor signals ar rplacd with thir corrsponding oprational Q OP and rstraint Q RES charg valus. 6) Signal Filtring: oprational and rstraint valus ar filtrd using low-pass uttrworth filtr block with stablishd frquncy thrs corrsponding to ach comparison tchniqu. 7) Inrush Rstraint: nd harmonic phasor currnts I nd ar masurd by onlin frquncy scannr blocks. If its valus xcd stablishd ratio k ratio of st harmonic I st, rlay prvnts tripping opration. In EMTD/PSD modl this fatur can b switchd OFF as in ral rlays. ondition statmnt (9) has to b fulfilld in ordr to activat inrush rstraint blocking fatur. Uppr limit for non-tripping opration is stablishd with I max_pak paramtr ( I nd > kratio I st ) ( I st < I max_ pak ). (9) I OP = I + I. (8) omparison principls ar obtaind with a combination of comparator blocks. Output signals from comparators can thn
5 cross_ b combind with logic gats so that tripping signal dpnds on th rsulting signal from th inrush rstraint fatur. 8) ross-blocking: in ordr to prvnt tripping signals from all thr phass whn inrush fatur is activ in only singl phas, cross-blocking fatur is introducd. Its PSD rprsntation is shown on Fig. 7. EN_ SMPLER SMPLER SMPLER EN_ PHSE PHSE PHSE trip_ trip_ cross_ trip_ cross_ trip_ trip_ trip_ cross_ cross_ cross_ trl trl = Figur 7. EMTD/PSD Rprsntation of ross-locking Tchniqu. In EMTD/PSD computr modl, cross-blocking utilizs singl phas tripping and inrush activation signals as th output signals of ach phas modul. ombining thm all with logic gats givs final tripping signal dcision. Hnc, dscribd fatur has to b implmntd outsid phas moduls. s in ral rlays, fatur can b prmanntly switchd OFF during normal opration. Original EMTD/PSD fils with fully stablishd and configurd modls of rlays and protctd cabl systm ar availabl at main author on rqust. PHSE : Graphs Iop_phasor Irs_phasor Qop_charg Qrs_charg a) 5. b) IRES rstraint phasor IRES oprational phasor IOP phas () phas () phas () IV PHSE : Graphs PHSE : Graphs Iop_phasor Irs_phasor Iop_charg Irs_charg Iop_phasor Irs_phasor Iop_charg Iop_phasor Irs_phasor Iop_charg Irs_charg Tim (s) EMTD/PSD SIMULTION SES. Two-Phas Extrnal Fault at KYV substation Extrnal fault simulation in phass and allows analysis on how rlay computr modl racts whn high currnts flow through th protctd cabl. Fault is clard aftr 55 ms by virtual bus protction installd in plac whr fault occurrd. ll shunt ractors ar disconnctd (highst charging currnt). Simulation graphs ar prsntd on Fig. 8. IOP rstraint charg QRES oprational charg QOP phas ( s) phas ( s) phas ( s) PHSE : Graphs Iop_phasor Irs_phasor Qop_charg Iop_phasor Irs_phasor Iop_charg Tim (s) Figur 8. Extrnal Fault Stat at ms: a) Phasor omparison Tchniqu, b) harg omparison Tchniqu. Du to high currnts flowing through phass and which ar highr than calculatd P valu [4], transition taks plac rsulting in switching multiplying factors from P to P3 QRES QOP valu. This mans that transformd scondary currnt lis within fault ara and scurity margin is incrasd in corrsponding phass. On prsntd plots, rstraint thrs is highr for th tim whn xtrnal fault currnt flows. ftr fault claring, rstraint valus rturn to its normal thrs lvls sinc transformd currnt lis onc again within load ara. n incras of oprational valus in phass with high currnt appars aftr fault claring, giving larg safty margin in ordr to prvnt unwantd tripping. It is sn that during whol simulation oprational valus do not xcd rstraint ons. s a rsult, rlay proprly dos not dtct any fault within protctd cabl and dos not snd tripping signal.. Singl-Phas Intnal Fault at KYV substation Simulation tst involvs intrnal fault apparanc in phas within protctd cabl. s th worst cas scnario, singl - phas fault is applid with high rsistanc R fault = Ω and all shunt ractors ar switchd ON (lowst charging currnt). omputr modl with stablishd stting paramtrs should b abl to proprly dtct and rcogniz fault stat within phass. Figur 9 prsnts dscribd simulation cas rsults. PHSE : Graphs Iop_phasor Irs_phasor Qop_charg Qrs_charg a) b) IRES IOP rstraint phasor IRES oprational phasor IOP phas () phas () phas () PHSE : Graphs PHSE : Graphs Iop_phasor Irs_phasor Iop_phasor Irs_phasor Iop_charg Irs_charg PHSE_ : Graphs PHSE_ : Graphs rstraint charg QRES oprational charg QOP Iop_phasor Irs_phasor Iop_charg Irs_charg Iop_phasor Iop_phasor Irs_phasor Irs_phasor PHSE : Graphs Tim (s) phas ( s) phas ( s) phas ( s) QRES QOP Tim (s) Figur 9. Intrnal Fault Stat at ms: a) Phasor omparison Tchniqu, b) harg omparison Tchniqu. s xpctd, intrnal fault occurrd in phas and is dtctd by rlay computr modl both with phasor and charg comparison tchniqus. Oprational valus significantly xcd rstraint ons aftr ms from fault occurrnc for phasor and 5ms for charg comparison principls. Earlir fault dtction with charg tchniqu rsults in snding tripping signal aftr 5ms in ordr to disconnct faultd cabl. V. RELY TESTING. Dscription Rlay xprimntal tsting is possibl with th usag of modrn quipmnt and softwar capabl of convrting currnt signals from EMTD/PSD softwar into currnt wavforms injctd into ral diffrntial rlays. Simplifid diagram of xprimntal tst stup is prsntd on Fig..
6 FO cabl TLE VII. VLIDTION RESULTS OF SENSITIVITY FOR EMTD/PSD RELY MODEL dvancd Transplay DIGSI 4.8 U D supply Ia Ib Ic Figur. Exprimntal Tst Stup. U D supply Ia Ib Ic Six currnt signals ar snt: Ia, Ib, Ic, Ia, Ib, Ic from which thr ntr to ach rlay accordingly to th sid from which thy wr masurd. Rlays intrconnctd togthr with fibr optic cabl, rspond basd on dlivrd signals with masurd valus and annunciation mssags savd as logs. Ths logs can thn b snt to P and rad in DIGSI softwar for furthr analysis and for comparison purposs.. Rsults ll tsts from xprimntal analysis and EMTD/PSD simulations wr prformd with th sam stting paramtr valus. Rlay s oprating spd and snsitivity hav bn xamind. ) Oprating Spd: Oprating spd analysis givs ida on how fast rlay is abl to dtct fault stats. y th analysis of rstraint/oprational plots in EMTD/PSD computr softwar, tim intrval btwn xcding thrs by oprational charg valu Q OP and phasor valu I OP can b compard with th ons obtaind from DIGSI logs. nalyzd study cas rsults ar prsntd on tabl VI. TLE VI. as dscription Singl-phas to ground intrnal fault in th middl Singl-phas to ground intrnal fault at KYV busbar Two-phas to ground intrnal fault at KYV busbar Thr-phas to ground intrnal fault KYV busbar VLIDTION RESULTS OF OPERTING SPEED FOR EMTD/PSD RELY MODEL Exprimntal Rsults Tim intrval (ms) PSD Simulation Rsults ) Snsitivity: Rlay s snsitivity analysis is critical for propr intrnal fault stats rcognition. For this rason, intrnal faults with vry high rsistanc valus wr analyzd. Diffrntial thrs paramtr I diff> for phasor comparison was adjustd in ordr to obtain its critical thrs valus. Rsults ar listd and compard in tabl VII. Phasor comparison is xamind sinc it is mor snsitiv and ncssary for propr fault dtction. ritical valus ar ths on which rlay still dtcts fault and - if incrasd of a singl stting stp - maks no raction for th sam fault conditions. Intrnal fault rsistanc (Ω) Diffrntial phasor I diff> thrs for tripping PSD Exprimntal Simulation Rsults Rsults Diffrntial phasor I diff> thrs for non-tripping PSD Exprimntal Simulation Rsults Rsults 55 4, 4,5 4,3 4,6 7 3,3 3,5 3,4 3,6 45,7,73,73,74,3,3,3,33 VI. ONLUSIONS EMTD/PSD rlay computr modl provs to b rliabl and fficint from takn simulation cass with stablishd paramtr st. part from intrnal and xtrnal fault stats, analyzd simulation cass includd transmission cabl s nrgization and shunt ractor s nrgization stats, giving ovrall diffrnt study cass []. ll simulation rsults hav bn succssfully compliant with th xpctd ons. ccording to simulation rsults, rlay modl is abl to accuratly dtct intrnal faults and diffrntiat thm with mntiond othr stats that may b mislading. Vry high fault rsistancs from which rlay cannot dtct faults marks fficincy of spcific algorithms implmntd and usd for masurmnt and comparison purposs of th obtaind signals. VII. KNOWLEDGMENT Th first author gratfully acknowldgs rsarch support from th Danish TSO - Enrgint.dk, which dlivrd all ncssary tchnical data of th analyzd systm along with Simns SIPROTE 4 7SD5 rlays. VIII. REFERENES [] G. Ziglr, Numrical Diffrntial Protction: Principls and pplications, Nurmbrg, Grmany: Simns G, Jul. 5. [] M. Sztykil, Protction philosophis for HV transmission ntwork, M.S. thsis, IET, alborg Univ., alborg, Dnmark, 9. [3] SIPROTE 4 Diffrntial Protction 7SD5 V4. Manual, Simns G, Nurmbrg, Grmany,. [4] T. Szi at al., Fild Exprinc Summary with a Lin Diffrntial Rlay Using omplx ommunication Infrastructur, Simns Enrgy, Inc., Nurmbrg, Grmany, Sp. 9. [5] pplications of PSD/EMTD pplication Guid, Manitoba HVD Rsarch ntr Inc., Winnipg, anada. [6] J. Rohan Lucas, Rprsntation of Magntisation urvs ovr a wid rgion using a non-intgr powr sris, IJEEE: Manchstr Univ. Prss, vol. 5, No 4, pp , Oct. 988.
Lab 12. Speed Control of a D.C. motor. Controller Design
Lab. Spd Control of a D.C. motor Controllr Dsign Motor Spd Control Projct. Gnrat PWM wavform. Amplify th wavform to driv th motor 3. Masur motor spd 4. Masur motor paramtrs 5. Control spd with a PD controllr
More informationPackage: H: TO-252 P: TO-220 S: TO-263. Output Voltage : Blank = Adj 12 = 1.2V 15 = 1.5V 18 = 1.8V 25 = 2.5V 33 = 3.3V 50 = 5.0V 3.3V/3A.
Faturs Advancd Powr 3-Trminal ustabl or Fixd.V,.5V,.8V,.5V, 3.3V or 5.V Output Maximum Dropout.4V at Full Load Currnt Fast Transint Rspons Built-in Thrmal Shutdown Output Currnt Limiting Good Nois Rjction
More informationFAN A, 1.2V Low Dropout Linear Regulator for VRM8.5. Features. Description. Applications. Typical Application.
www.fairchildsmi.com 2.7A, 1.2V Low Dropout Linar Rgulator for VRM8.5 Faturs Fast transint rspons Low dropout voltag at up to 2.7A Load rgulation: 0.05% typical Trimmd currnt limit On-chip thrmal limiting
More informationTheory and Proposed Method for Determining Large Signal Return Loss or Hot S22 for Power Amplifiers Using Phase Information
Thory and Proposd Mthod for Dtrmining arg Signal Rturn oss or Hot S for Powr Amplifirs Using Phas Information Patrick Narain and Chandra Mohan (Skyworks Solutions, Inc.) Introduction: Powr amplifirs (s)
More informationRClamp2451ZA. Ultra Small RailClamp 1-Line, 24V ESD Protection
- RailClamp Dscription RailClamp TVS diods ar ultra low capacitanc dvics dsignd to protct snsitiv lctronics from damag or latch-up du to ESD, EFT, and EOS. Thy ar dsignd for us on high spd ports in applications
More informationESX10-10x-DC24V-16A-E electronic circuit protector
Dscription Th plug-in typ ESX10 lctronic circuit protctor slctivly disconncts DC 2 V load circuits by rsponding fastr than th switch mod powr supply to ovrload conditions. Th manual ON/ OFF switch on th
More informationRECOMMENDATION ITU-R M.1828
Rc. ITU-R M.188 1 RECOMMENDATION ITU-R M.188 Tchnical and oprational rquirmnts for aircraft stations of aronautical mobil srvic limitd to transmissions of tlmtry for flight tsting in th bands around 5
More informationLogic Design 2013/9/26. Outline. Implementation Technology. Transistor as a Switch. Transistor as a Switch. Transistor as a Switch
3/9/6 Logic Dsign Implmntation Tchnology Outlin Implmntation o logic gats using transistors Programmabl logic dvics Compl Programmabl Logic Dvics (CPLD) Fild Programmabl Gat Arrays () Dynamic opration
More informationAOZ8904 Ultra-Low Capacitance TVS Diode Array
Ultra-Low Capacitanc TS Diod Array Gnral Dscription Th AOZ8904 is a transint voltag supprssor array dsignd to protct high spd data lins from lctro Static Discharg (SD) and lightning. This dvic incorporats
More informationCommon Collector & Common Base Amplifier Circuits
xprimnt (6): ommon ollctor & as Amplification ircuit xprimnt No. (6) ommon ollctor & ommon as Amplifir ircuits Study Objctiv: (1) To comput and masur th basic charactristics of & amplification. (2) To
More informationDETERMINATION OF ELECTRONIC DISTANCE MEASUREMENT ZERO ERROR USING KALMAN FILTER
Europan Scintific Journal Sptmbr 24 dition vol., No.27 ISSN: 87 788 (rint) - ISSN 87-743 DETERMINATION OF ELECTRONIC DISTANCE MEASUREMENT ZERO ERROR USING KALMAN FILTER Onuwa Owuashi, hd Dpartmnt of Goinformatics
More information90 and 180 Phase Shifter Using an Arbitrary Phase-Difference Coupled-line Structure
This articl has bn accptd and publishd on J-STAGE in advanc of copyditing. Contnt is final as prsntd. IEICE Elctronics Exprss, Vol.* No.*,*-* 90 and 80 Phas Shiftr Using an Arbitrary Phas-Diffrnc Coupld-lin
More informationThe Trouton Rankine Experiment and the End of the FitzGerald Contraction
Th Trouton Rankin Exprimnt and th End of th FitzGrald Contraction Dr. Adrian Sfarti 1. Abstract Assuming that FitzGrald was right in his contraction hypothsis, Trouton sought for mor positiv vidnc of its
More informationIMP528 IMP528. High-Volt 220 V PP Driv. ive. Key Features. Applications. Block Diagram
POWER POWER MANAGEMENT MANAGEMENT High-Volt oltag E amp p Driv ivr 220 V PP Driv iv Th is an Elctroluminscnt (E) lamp drivr with th four E lamp driving functions on-chip. Ths ar th switch-mod powr supply,
More informationImpact Analysis of Damping Resistors in Damped Type Double Tuned Filter on Network Harmonic Impedance
pact Analysis of Damping Rsistors in Dampd Typ Doubl Tund Filtr on Ntwork Harmonic pd R.Madhusudhana Rao Assistant Profssor, Elctrical and Elctronics Dpartmnt V R Siddhartha Enginring Collg, Vijayawada,
More information3G Evolution. OFDM Transmission. Outline. Chapter: Subcarriers in Time Domain. Outline
Chaptr: 3G Evolution 4 OFDM Transmission Dpartmnt of Elctrical and Information Tchnology Johan Löfgrn 2009-03-19 3G Evolution - HSPA and LTE for Mobil Broadband 1 2009-03-19 3G Evolution - HSPA and LTE
More informationSafety Technique. Multi-Function Safety System SAFEMASTER M Output Module With Output Contacts BG 5912
Safty Tchniqu Multi-Function Safty Systm SAFEMASTER M Output Modul With Output Contacts BG 5912 0247388 According to - Prformanc Lvl (PL) and catgory 4 to EN ISO 13849-1: 2008 - SIL Claimd Lvl (SIL CL)
More informationEMA5 / UMA5N / FMA5A. V CC -50V -100mA 2.2kW 47kW I C(MAX.) R 1 R 2. Datasheet
M5 / UM5N / FM5 PNP -100m -50V Complx Digital Transistors (Bias Rsistor Built-in Transistors) Datasht Faturs Paramtr V CC -50V -100m 2.2kW 47kW I C(MX.) R 1 R 2 1) Built-In Biasing Rsistors. 2) Two DT123J
More informationGrid Impedance Estimation for Islanding Detection and Adaptive Control of Converters
Grid Impdanc Estimation for Islanding Dtction and Adaptiv Control of Convrtrs Abdlhady Ghanm, Mohamd Rashd, Mark Sumnr, M. A. El-says and I. I. I. Mansy Dpartmnt of Elctrical and Elctronics Enginring,
More informationDTA123E series V CC I C(MAX.) R 1 R 2. 50V 100mA 2.2k 2.2k. Datasheet. PNP -100mA -50V Digital Transistors (Bias Resistor Built-in Transistors)
DT123 sris PNP -100m -50V Digital Transistors (Bias Rsistor Built-in Transistors) Datasht Paramtr V CC I C(MX.) R 1 R 2 Valu 50V 100m 2.2k 2.2k Faturs 1) Built-In Biasing Rsistors, R 1 = R 2 = 2.2k. Outlin
More informationTALLINN UNIVERSITY OF TECHNOLOGY. IRO0140 Advanced Space Time-Frequency Signal Processing. Individual Work
TALLINN UNIVERSITY OF TECHNOLOGY IRO14 Advancd Spac Tim-Frquncy Signal Procssing Individual Work Toomas Ruubn Tallinn 1 Thory about sprad spctrum scanning signals: W will start our practical work with
More informationUsing SigLab for Production Line Audio Test
APPLICATION NOTE Using SigLab for Production Lin Audio Tst SigLab is idal for charactrizing audio componnts. Both its input and output subsystms hav low nois, low distortion and low cross talk. SigLab's
More informationHSMS-2823 RF mixer/detector diode
Products > RF Is/iscrts > Schottky iods > Surfac Mount > HSMS-282 HSMS-282 RF mixr/dtctor diod scription ifcycl status: ctiv Faturs Th HSMS-282x family of schottky diods ar th bst all-round choic for most
More informationCH 7. Synchronization Techniques for OFDM Systems
CH 7. Synchronization Tchnius for OFDM Systms 1 Contnts [1] Introduction Snsitivity to Phas Nois Snsitivity to Fruncy Offst Snsitivity to Timing Error Synchronization Using th Cyclic Extnsion l Tim synchronization
More informationBi-Directional N-Channel 20-V (D-S) MOSFET
Bi-Dirctional N-Channl -V (D-S) MOSFET Si9EDB PRODUCT SUMMARY V SS (V) R SS(on) (Ω) I SS (A). at V GS =.5 V 7.6 at V GS = 3.7 V 6..3 at V GS =.5 V 5.. at V GS =. V 5.5 FEATURES TrnchFET Powr MOSFET Ultra-Low
More informationStudy of Distribution of Transient Voltages in the Winding of a Transformer Subjected to VFTO and Lightning Surges
Intrnational Journal of Elctronics Enginring Rsarch. ISSN 0975-6450 Volum 9, Numbr 6 (2017) pp. 867-882 Rsarch India Publications http://www.ripublication.com Study of Distribution of Transint Voltags
More informationPerformance Analysis of BLDC Motor for Sinusoidal and Trapezoidal Back-Emf using MATLAB/SIMULINK Environment
Prformanc Analysis of BLDC Motor for Sinusoidal and Trapzoidal Back-Emf using MATLAB/SIMULINK Environmnt Pramod Pal Dpartmnt of Elctrical Enginring Maulana AzadNational Institut of Tchnology Bhopal, India
More information7LF LF LF TT LF LF LF6
Timrs Simns AG 2008 7F6, 5TT1 3 timrs for buildings Ovrviw Stairwll lighting is part of th standard quipmnt of a building. This is rquird in DI 180152 "Elctrical systms in rsidntial buildings; minimum
More informationWPCA AMEREN ESP. SEMINAR Understanding ESP Controls. By John Knapik. 2004, General Electric Company
WPCA AMEREN ESP SEMINAR Undrstanding ESP Controls By John Knapik 2004, Gnral Elctric Company Efficincy vs. Spcific Corona Powr KNOW WHERE YOUR ESP RUNS ON THE CURVE 99.9 99.0 Collction Efficincy (Prcnt)
More informationOn parameters determination of multi-port equivalent scheme for multi-winding traction transformers
ARCHIVES OF EECRICA ENGINEERING VO. 6(), pp. 7-7 (5) DOI.55/a-5- On paramtrs dtrmination of multi-port quivalnt schm for multi-winding traction transformrs ADEUSZ J. SOBCZYK, JOSEPH E HAYEK Cracow Univrsity
More informationThe entire devices are built in housings that are protected against liquids and dust without need to be installed in hazloc certified cabinets.
Cod for typ of protction Typ cod -TX- altrn. altrn. II 3 (2/3) G Ex d ia mb na [ Gb] [ic] IIC T4 Gc II 3 (2/3) G Ex db b ia mb na [ ic] IIC T4 II 3 (2/3) D Ex ia tc [ Db] [ic] IIIC T80 C Dc IP66 II 3 (2/3)
More informationOnline Publication Date: 15 th Jun, 2012 Publisher: Asian Economic and Social Society. Computer Simulation to Generate Gaussian Pulses for UWB Systems
Onlin Publication Dat: 15 th Jun, 01 Publishr: Asian Economic and Social Socity Computr Simulation to Gnrat Gaussian Pulss for UWB Systms Ibrahim A. Murdas (Elctrical Dpartmnt, Univrsity of Babylon, Hilla,Iraq)
More informationInverter fault Analysis in Permanent Magnet Synchronous Motor using Matlab & Simulink
Invrtr fault Analysis in Prmannt Magnt Synchronous Motor using Matlab & Simulink 1 Shashank Gupta, 2 Ashish Srivastava, 3 Dr. Anurag Tripathi 1 Sr. Lcturr, MPEC, Kanpur, 2 Sr. Lcturr, MPEC, Kanpur, 3 Associat
More informationConducted EMI of Switching Frequency Modulated Boost Converter
doi: 1.7/cc-13-9 13 / 3 Conductd of Switching Frquncy Modulatd Boost Convrtr Dniss Stpins (Rsarchr, Riga Tchnical Univrsity) Abstract In this papr conductd lctromagntic intrfrnc () of boost convrtr with
More informationSGM Ω, 300MHz Bandwidth, Dual, SPDT Analog Switch
GENERAL DESCRIPTION Th SGM4717 is a dual, bidirctional, singl-pol/ doubl-throw (SPDT) CMOS analog switch dsignd to oprat from a singl 1.8V to 5.5V supply. It faturs high-bandwidth (300MHz) and low on-rsistanc
More informationIEEE Broadband Wireless Access Working Group <
IEEE C802.16j-07/409 Projct Titl IEEE 802.16 Broadband Wirlss Accss Working Group A Proposal for Transmission of FCH, MAP, R-FCH, R-MAP in Non-transparnt Rlay Systm with Cntralizd
More informationTransient Voltage Suppressors / ESD Protectors
Transint Voltag Supprssors / ES Protctors PACN04/4/44/45/46 Faturs Two, thr, four, fiv, or six transint voltag supprssors Compact SMT packag savs board spac and facilitats layout in spac-critical applications
More informationIntroduction to Digital Signal Processing
Chaptr Introduction to. Introduction.. Signal and Signal Procssing A signal is dfind as any physical quantity which varis with on or mor indpndnt variabls lik tim, spac. Mathmatically it can b rprsntd
More information16 th Coherent Laser Radar Conference (June 20, 2011, Long Beach CA, USA)
Novmbr 3, 11 16 th Cohrnt Lasr adar Confrnc 1/18 16 th Cohrnt Lasr adar Confrnc (Jun, 11, Long Bach CA, USA) Dvlopmnt of Cohrnt -μm Diffrntial Absorption and Wind Lidar with lasr frquncy offst locking
More informationUS6H23 / IMH23 V CEO 20V V EBO 12V. 600mA R k. Datasheet. Outline Parameter Tr1 and Tr2 TUMT6 SMT6
NPN 600m 20V Digital Transistors (Bias Rsistor Built-in Transistors) For Muting. Datasht Outlin Paramtr Tr1 and Tr2 TUMT6 SMT6 V CO 20V V BO 12V I C 600m R US6H23 1 4.7k IMH23 SOT-457 (SC-74) Faturs 1)
More information3A High Current, Low Dropout Voltage Regulator
SPX29300/01/02/03 3 High Currnt, Low Dropout Voltag Rgulator djustabl & Fixd Output, Fast Rspons Tim FETURES djustabl Output Down To 1.25V 1% Output ccuracy Output Currnt of 3 Low Dropout Voltag of 450mV
More informationLine Differential Protection Scheme Modelling for Underground 420 kv Cable Systems Sztykiel, Michal; Bak, Claus Leth; Dollerup, Sebastian
alborg Universitet Line ifferential Protection Scheme Modelling for Underground 40 kv Cable Systems Sztykiel, Michal; Bak, Claus Leth; ollerup, Sebastian Published in: Journal of Energy and Power Engineering
More information1A Low Dropout Voltage Regulator Fixed Output, Fast Response
A Low Dropout Voltag Rgulator Fixd Output, Fast Rspons SPX3940 FEATURES % Output Accuracy SPX3940A Guarantd.5A Pak Currnt Low Quiscnt Currnt Low Dropout Voltag of 280mV at A Extrmly Tight Load and Lin
More informationQUAD 5V RAIL-TO-RAIL PRECISION OPERATIONAL AMPLIFIER
DVNCD INR DVICS, INC. /B QUD 5V RI-TO-RI PRCISION OPRTION MPIFIR GNR DSCRIPTION Th /B/ is a quad monolithic prcision CMOS rail-to-rail oprational amplifir intndd for a road rang of analog applications
More information4NPA. Low Frequency Interface Module for Intercom and Public Address Systems. Fig. 4NPA (L- No )
ow Frquncy Intrfac Modul for Intrcom and Public ddrss ystms Fig. ( No. 2.320) t a Glanc: ow frquncy (F) control of thirdparty amplifirs in intrcom systms onncting call stations with lin control in public
More informationQUAD PRECISION MICROPOWER CMOS VOLTAGE COMPARATOR WITH DRIVER
DVNCD INR DVICS, INC. D433/D433 QUD PRCISION MICROPOWR CMOS VOTG COMPRTOR WITH DRIVR GNR DSCRIPTION Th D433/D433 is a prcision monolithic high prformanc quad voltag comparator with opn drain output uilt
More informationANALYSIS ON THE COVERAGE CHARACTERISTICS OF GLONASS CONSTELLATION
ANALYSIS ON THE COVERAGE CHARACTERISTICS OF GLONASS CONSTELLATION Itm Typ txt; rocdings Authors Hui, Liu; Qishan, Zhang ublishr Intrnational Foundation for Tlmtring Journal Intrnational Tlmtring Confrnc
More information1.1 Transmission line basic concepts: Introduction to narrow-band matching networks
. Transmission lin basic concpts: ntroduction to narrow-band matching ntworks March Francsc Torrs, luís Pradll, Jorg Miranda oltag and currnt in th transmission lin For any losslss transmission lin: whr
More informationA simple automatic classifier of PSK and FSK signals using characteristic cyclic spectrum
Mathmatical Mthods and chniqus in Enginring and Environmntal Scinc A simpl automatic classifir of PSK and FSK signals using charactristic cyclic spctrum ANONIN MAZALEK, ZUZANA VANOVA, VOJECH ONDYHAL, VACLAV
More informationDPCCH Gating Gain for Voice over IP on HSUPA
DPCCH Gating Gain for Voic ovr IP on HSUPA Oscar Frsan, Tao Chn, Esa Malkamäki, Tapani Ristanimi Institut of Communications Enginring, Tampr Univrsity of Tchnology P.O. Box 553, FIN-33101, Tampr, Finland
More informationReal Time Speed Control of a DC Motor Based on its Integer and Non-Integer Models Using PWM Signal
Enginring, Tchnology & Applid Scinc Rsarch Vol. 7, No. 5, 217, 1976-1981 1976 Ral Tim Spd Control of a DC Motor Basd on its Intgr and Non-Intgr Modls Using PWM Signal Abdul Wahid Nasir Elctrical & Elctronics
More informationSquare VLF Loop Antenna, 1.2 m Diagonal ~ Mechanical and Electrical Characteristics and Construction Details ~ Whitham D. Reeve
Squar VLF Loop Antnna, 1. m Diagonal ~ Mchanical and Elctrical Charactristics and Construction Dtails ~ Whitham D. Rv 1. Dimnsions Th loop antnna dscribd hr has a squar shap with a diagonal lngth of 1.07
More informationLow Cross-Polarization Slab Waveguide Filter for Narrow-Wall Slotted Waveguide Array Antenna with High Gain Horn
Intrnational Confrnc on Mchatronics Enginring and Information Tchnology (ICMEIT 2016) Low Cross-Polarization Slab Wavguid Filtr for Narrow-Wall Slottd Wavguid Array Antnna with High Gain Horn Guoan Xionga,
More informationABSTRACT. KUMAR, MISHA. Control Implementations for High Bandwidth Shunt Active Filter. (Under the direction of Dr Subhashish Bhattacharya).
ABSTRACT KUMAR, MISHA. Control Implmntations for High Bandwidth Shunt Activ Filtr. (Undr th dirction of Dr Subhashish Bhattacharya). Th prsnc of multipl harmonics in th powr lin du to various nonlinar
More informationEMD4 / UMD4N V CC I C(MAX.) R 1 R 2. 50V 100mA. 47kW. V CC -50V -100mA 10kW. Datasheet
NPN + PNP Complx Digital Transistors (Bias Rsistor Built-in Transistors) Datasht Outlin Paramtr Valu EMT6 UMT6 V CC I C(MAX.) R 1 R 2 50V 100mA 47kW 47kW (1) (2) (3) (6) (5) (4) EMD4 (SC-107C)
More informationYB mA, Low Power, High PSRR LDO Regulator
scription Th is a sris of ultra-low-nois, high PSRR, and low quiscnt currnt low dropout (O) linar rgulators with 2.0% output voltag accuracy. Th rgulators achiv a low 300m dropout at 300m load currnt of
More informationEMD3 / UMD3N / IMD3A V CC I C(MAX.) R 1 R 2. 50V 100mA. 10k. 10k. 50V 100mA. 10k. 10k. Datasheet
NPN + PNP Complx Digital Transistors (Bias Rsistor Built-in Transistors) Datasht Outlin Paramtr Valu MT6 UMT6 V CC I C(MX.) Paramtr V CC I C(MX.) 50V 100m 10k 10k Valu 50V
More informationSPX mA Low Drop Out Voltage Regulator with Shutdown FEATURES Output 3.3V, 5.0V, at 400mA Output Very Low Quiescent Current Low Dropout Voltage
400mA Low Drop Out Voltag Rgulator with Shutdown FEATURES Output 3.3V, 5.0V, at 400mA Output Vry Low Quiscnt Currnt Low Dropout Voltag Extrmly Tight Load and Lin Rgulation Vry Low Tmpratur Cofficint Currnt
More informationIntroduction to Medical Imaging. Signal Processing Basics. Strange Effects. Ever tried to reduce the size of an image and you got this?
Strang Effcts Introduction to Mdical Imaging Evr trid to rduc th siz of an imag and you got this? Signal Procssing Basics Klaus Mullr Computr Scinc Dpartmnt Stony Brook Univrsity W call this ffct aliasing
More informationLNA IN GND GND GND GND IF OUT+ IF OUT- 7. Product Description. Ordering Information. GaAs HBT GaAs MESFET InGaP HBT
LOW NOISE AMPLIFIER/ RoHS Compliant & Pb-Fr Product Packag Styl: SOIC- Faturs Singl V to.v Powr Supply MHz to MHz Opration db Small Signal Gain.dB Cascadd Nois Figur.mA DC Currnt Consumption -dbm Input
More informationUMH8N / IMH8A V CEO I C R 1. 50V 100mA 10k. Datasheet. Outline. Inner circuit
NPN 100m 50V Complx Digital Transistors (Bias Rsistor Built-in Transistors) Datasht Outlin Paramtr V CO I C Tr1 and Tr2 50V 100m 10k UMT6 UMH8N SOT-363 (SC-88) SMT6 IMH8 SOT-457 (SC-74) Faturs 1) Built-In
More informationN-Channel 100 V (D-S) 175 C MOSFET
N-Channl V (D-S) 75 C MOSFET SUMN-9 PRODUCT SUMMRY V DS (V) R DS(on) (Ω) ().95 at V GS = V a FETURES TrnchFET Powr MOSFET Nw Packag with Low Thrmal Rsistanc % R g Tstd D TO-263 G G D S Top Viw Ordring
More informationEECE 301 Signals & Systems Prof. Mark Fowler
EECE 301 Signals & Systms Prof. Mark Fowlr ot St #25 D-T Signals: Rlation btwn DFT, DTFT, & CTFT Rading Assignmnt: Sctions 4.2.4 & 4.3 of Kamn and Hck 1/22 Cours Flow Diagram Th arrows hr show concptual
More information3A High Current, Low Dropout Voltage Regulator Adjustable, Fast Response Time
SPX29302 3 High Currnt, ow Dropout Voltag Rgulator djustabl, Fast Rspons Tim FTURS djustabl Output Down To 1.25V 1% Output ccuracy Output Currnt of 3 ow Dropout Voltag of 370mV @ 3 xtrmly Fast Transint
More informationOperating Manual. Digital Multifunctional Power Meter with LCD Display WPM 735 E WPM 735 P. Contents
Oprating Manual Powr Mtr WPM 735 E WPM 735 P Contnts 1. Safty Nots...2 2. Gnral Information...3 3. Dimnsions...4 4. Connction...5 4.1. Connction diagrams...5 4.2. Trminals...6 4.3. Installing and conncting
More informationN-Channel 40 V (D-S) MOSFET
N-Channl 4 V (D-S) MOSFET SUM2N4-m7L PRODUCT SUMMARY V DS (V) R DS(on) (Ω) MAX. I D (A) d Q g (TYP.) 4.7 at V GS = V 2.2 at V GS = 4.5 V 2 TO-263 Top Viw S D G 9 Ordring Information: SUM2N4-m7L-GE3 (Lad
More informationController for Electro-Pneumatic Regulator
Controllr for Elctro-Pnumatic Rgulator Analog output - ma - VDC Digital input data Digital signal Analog signal PLC Controllr bit bit. bit point prssur sitch function Sitch output is nabld by stting th
More informationAnalog Integrations Corporation 4F, 9 Industry E. 9th Rd, Science-Based Industrial Park, Hsinchu, Taiwan DS-385B
Adjustabl Micropowr Voltag Rfrnc FEATURES Adjustabl from.v to.v. Oprating urrnt from µa to ma. Low Tmpratur officint. % and % Initial Tolranc. Low Dynamic Impdanc. APPLIATIONS Portabl, BattryPowrd Equipmnt.
More informationSGM8621/2/3/4 250µA, 3MHz, Rail-to-Rail I/O CMOS Operational Amplifiers
PRODUCT DESCRIPTION Th SGM86(singl), SGM86(dual), SGM86(singl with shutdown) and SGM864(quad) ar low nois, low voltag, and low powr oprational amplifirs, that can b dsignd into a wid rang of applications.
More information4.5 COLLEGE ALGEBRA 11/5/2015. Property of Logarithms. Solution. If x > 0, y > 0, a > 0, and a 1, then. x = y if and only if log a x = log a y.
/5/05 0 TH EDITION COLLEGE ALGEBRA 4.5 Eponntial and Logarithmic Equations Eponntial Equations Logarithmic Equations Applications and Modling LIAL HORNSBY SCHNEIDER 4.5-4.5 - Proprty of Logarithms If >
More informationRotor Speed Control of Micro Hydro Synchronous Generator Using Fuzzy PID Controller
Procdings of th 2nd Sminar on Enginring and Information Tchnology Rotor Spd Control of Micro Hydro Synchronous Gnrator Using Fuzzy PID Controllr C. S. Chin K. T. K. To P. Nlakantan Elctrical and Elctronics
More informationCATTLE FINISHING RETURN
CATTLE FINISHING RETURN S E R I E S Novmbr 2011 CATTLE FINISHING NET RETURNS This articl discusss rcnt trnds in fding cost of gain and cattl finishing profitability. Svral sourcs of data wr usd to comput
More informationLinearization of Two-way Doherty Amplifier by Using Second and Fourth Order Nonlinear Signals
3 Linarization of Two-way Dohrty Amplifir by Using Scond and Fourth Ordr Nonlinar Signals Alksandar Atanasković and Nataša Malš-Ilić Abstract In this papr, a two-way Dohrty amplifir with th additional
More informationMigration ATV11 - ATV12
Th ATV12 is compatibl with th ATV11 (latst vrsion), nvrthlss som diffrncs can xist btwn both drivs. Both modls (ATV11 and ATV12) ar availabl in hatsink or bas plat vrsions. Attntion: ATV11 "E" Dimnsions
More informationTest Results of a Digital Beamforming GPS Receiver in a Jamming Environment Alison Brown and Neil Gerein, NAVSYS Corporation
Tst Rsults of a Digital Bamforming GPS Rcivr in a Jamming Environmnt Alison Brown and Nil Grin, NAVSYS Corporation BIOGRAPHY Alison Brown is th Prsidnt and CEO of NAVSYS Corporation. Sh has a PhD in Mchanics,
More informationInvestigation of Power Factor Behavior in AC Railway System Based on Special Traction Transformers
J. Elctromagntic Analysis & Applications, 00,, ** doi:0.436/jmaa.00.08 Publishd Onlin Novmbr 00 (http://www.scirp.org/journal/jmaa) Invstigation of Powr Factor Bhavior in AC Railway Systm Basd on Spcial
More informationDTD114GK V CEO I C R. 50V 500mA 10kW. Datasheet. NPN 500mA 50V Digital Transistors (Bias Resistor Built-in Transistors) Outline Parameter Value SMT3
NPN 500mA 50V Digital Transistors (Bias Rsistor Built-in Transistors) Datasht Outlin Paramtr Valu SMT3 V CEO I C R 50V 500mA 10kW Bas Emittr Collctor DTD114GK SOT-346 (SC-59) Faturs 1) Built-In Biasing
More informationSGM8631/2/3/4 470µA, 6MHz, Rail-to-Rail I/O CMOS Operational Amplifiers
PRODUCT DESCRIPTION Th SGM86(singl), SGM86(dual), SGM86(singl with shutdown) and SGM864(quad) ar low nois, low voltag, and low powr oprational amplifirs, that can b dsignd into a wid rang of applications.
More informationSGM721/2/3/4 970µA, 10MHz, Rail-to-Rail I/O CMOS Operational Amplifiers
PRODUCT DESCRIPTION Th SGM7 (singl), SGM7 (dual), SGM7 (singl with shutdown) and SGM74 (quad) ar low nois, low voltag, and low powr oprational amplifirs, that can b dsignd into a wid rang of applications.
More informationA DSP-based Discrete Space Vector Modulation Direct Torque Control of Sensorless Induction Machines
25 A DSP-basd Discrt Spac ctor Modulation Dirct orqu Control of Snsorlss Induction Machins F. Khoucha, K. Marouani, A. Khloui, K. Aliouan UER Elctrotchniqu, EMP(Ex-ENIA) BP 7 Bordj-El-Bahri, Algirs, Algria
More informationEfficiency Optimized Brushless DC Motor Drive based on Input Current Harmonic Elimination
Intrnational Journal of Powr Elctronics and Driv Systm (IJPEDS) Vol. 6, No. 4, Dcmbr 2015, pp. 869~875 ISSN: 2088-8694 869 Efficincy Optimizd Brushlss DC Motor Driv basd on Input Currnt Harmonic Elimination
More informationCapacitivos Osiprox. a = 50 b = 42 Ø = M12 x 1
Guía d slcción Capacitivos Osiprox Snsors flush mountabl in support b a Lngths (mm): a = Ovrall b = Thradd or plain sction a = 50 b = 42 Ø = M12 x 1 DC DC AC Nominal snsing distanc (Sn) 2 mm 5 mm 5 mm
More informationHardware Manual. STR4 & STR8 Step Motor Drives
Hardwar Manual STR4 & STR8 Stp Motor Drivs 92-3E 2/3/21 92-3E 2/3/21 STR Hardwar Manual Contnts Introduction... 3 Faturs... 3 Block Diagram... 4 Gtting Startd... 5 Mounting th Driv... 6 Conncting th Powr
More informationEfficient loop-back testing of on-chip ADCs and DACs
Efficint loop-back tsting of on-chip ADCs and DACs Hak-soo Yu, Jacob A. Abraham, Sungba Hwang, Computr Enginring Rsarch Cntr Th Univrsity of Txas at Austin Austin, TX 787, USA Jongjin Roh Elctrical and
More informationData Sheet. HSMS-2700, 2702, 270B, 270C High Performance Schottky Diode for Transient Suppression. Features. Description.
HSMS-2700, 2702, 270B, 270 High Prformanc Schottky iod for Transint Supprssion ata Sht scription Th HSMS-2700 sris of Schottky diods, commonly rfrrd to as clipping /clamping diods, ar optimal for circuit
More informationSignals and Systems Fourier Series Representation of Periodic Signals
Signals and Systms Fourir Sris Rprsntation of Priodic Signals Chang-Su Kim Introduction Why do W Nd Fourir Analysis? Th ssnc of Fourir analysis is to rprsnt a signal in trms of complx xponntials x t a
More informationSGM8051/2/4 SGM8053/5 250MHz, Rail-to-Rail Output CMOS Operational Amplifiers
SGM8// SGM8/, Rail-to-Rail Output PRODUCT DESCRIPTION Th SGM8/(singl), SGM8/(dual), SGM8 (quad) ar rail-to-rail output voltag fdback amplifirs offring as of us and low cost. Thy hav bandwidth and slw rat
More informationChapter 2 Fundamentals of OFDM
Chaptr 2 Fundamntal of OFDM 2. OFDM Baic [9] Th baic principl of OFDM i to divid th high-rat data tram into many low rat tram that ach i tranmittd imultanouly ovr it own ubcarrir orthogonal to all th othr.
More informationA SIMULATION MODEL FOR LIGHT RAIL TRANSPORTATION SYSTEM
A SIMULATION MODEL FOR LIGHT RAIL TRANSPORTATION SYSTEM Filiz Dumbk (a), Dilay Clbi (b) (a)(b) Dpartmnt of Managmnt Enginring, Istanbul Tchnical Univrsity, Macka 7, Istanbul, Turky (a) dumbk@itu.du.tr,
More information1/24/2017. Electrical resistance
1/24/2017 Photocopirs and th National Grid Photoconductors so far.. On xampl of a smiconducting matrial Elctrical insulator in th dark, conductor in th light mportant componnt in a photocopir butt Slctiv
More informationA Fast and Safe Industrial WLAN Communication
Transactions of th ISCIE, Institut Vol. 29, of Systms, No. 1, pp. Control 29 39, and 216 Transactions Information Enginrs of ISCIE, Vol. 29, No. 1, pp. 29 39, 216 29 Papr A Fast and Saf Industrial WLAN
More informationQUAD PRECISION CMOS VOLTAGE COMPARATOR WITH PUSH-PULL DRIVER
DVNCD INR DVICS, INC. D43/D43 QUD PRCISION CMOS VOTG COMPRTOR WITH PUSHPU DRIVR GNR DSCRIPTION Th D43/D43 is a monolithic high prformanc quad voltag comparator uilt with advancd silicon gat CMOS tchnology.
More informationN-Channel 40-V (D-S) MOSFET
Si4456Y N-Channl 4-V (-S) MOSFET PROUCT SUMMARY V S (V) R S(on) (Ω) I (A) a Q g (Typ.).38 at V GS = V 33 4 37.5 nc.45 at V GS = 4.5 V 3 FEATURES Halogn-fr According to IEC 6249-2-2 Availabl TrnchFET Gn
More informationElectronic Circuit Protector ESX10-T.-DC 24 V
Elctronic Circuit Protctor ESX0-T.- Dscription Elctronic circuit protctor typ ESX0-T is dsignd to nsur slctiv disconnction of systms. Prliminary powr supplis, which ar widly usd in industry today, will
More informationN-Channel Depletion-Mode Vertical DMOS FET in Single and Dual Options. 14-Lead QFN* 5.00x5.00mm body 1.00mm height (max) 1.
Suprtx inc. Faturs Vry low gat thrshold voltag Dsignd to b sourc-drivn Low switching losss Low ffctiv output capacitanc Dsignd for inductiv loads Wll matchd for low scond harmonic whn drivn by Suprtx M30
More information2SA1579 / 2SA1514K. V CEO -120V -50mA I C. Datasheet. PNP -50mA -120V High-Voltage Amplifier Transistors. Outline
PNP -50mA 20V High-Voltag Amplifir Transistors Datasht Paramtr Valu V CEO 20V -50mA I C Outlin UMT3 SMT3 Collctor Bas Bas Emittr Emittr Collctor Faturs 1) High Brakdown Voltag (BV CEO = 20V) 2) Complmntary
More informationTime of Arrival Estimation for WLAN Indoor Positioning Systems using Matrix Pencil Super Resolution Algorithm
Tim of Arrival Estimation for WLAN Indoor Positioning Systms using Matrix Pncil Supr Rsolution Algorithm Ali AASSIE ALI 1, and A. S. OMAR 2 FEIT- IESK,Chair of Microwav and Communication Enginring Postfach
More informationAvailable online at ScienceDirect. International Conference On DESIGN AND MANUFACTURING, IConDM 2013
Availabl onlin at www.scincdirct.com ScincDirct Procdia Enginring 64 ( 03 ) 46 55 Intrnational Confrnc On DESIGN AND MANUFACTURING, IConDM 03 Rsourc utilization of multi-hop CDMA wirlss snsor ntworks with
More informationPAPR REDUCTION TECHNIQUES IN OFDM SYSTEMS USING DCT AND IDCT
PAPR REDUCTIO TECHIQUES I OFDM SYSTEMS USIG DCT AD IDCT 1 S. SUJATHA P. DAAJAYA 1 Rsarch Scholar, Dpartmnt ECE, Pondichrry Enginring Collg, Pondichrry, India Profssor, Dpartmnt of ECE, Pondichrry Enginring
More informationALD1721E EPAD MICROPOWER CMOS OPERATIONAL AMPLIFIER ADVANCED LINEAR DEVICES, INC.
TM ADVANCED LINEAR DEVICES, INC. EPAD ALD1721E E N A B L E D EPAD MICROPOWER CMOS OPERATIONAL AMPLIFIER KEY FEATURES EPAD (Elctrically Programmabl Analog Dvic) Usr programmabl V OS trimmr Computr-assistd
More information