Embedded System Hardware - Reconfigurable Hardware -

Size: px
Start display at page:

Download "Embedded System Hardware - Reconfigurable Hardware -"

Transcription

1 2 Embedded System Hardware - Reconfigurable Hardware - Peter Marwedel Informatik 2 TU Dortmund Germany

2 GOPs/J Courtesy: Philips Hugo De Man, IMEC, 27 Energy Efficiency of FPGAs 2, 28-2-

3 Reconfigurable Logic Full custom chips may be too expensive, software too slow. Combine the speed of HW with the flexibility of SW HW with programmable functions and interconnect. Use of configurable hardware; common form: field programmable gate arrays (FPGAs) Applications: bit-oriented algorithms like encryption, fast object recognition (medical and military) Adapting mobile phones to different standards. Very popular devices from XILINX (XILINX Vertex II are recent devices) Actel, Altera and others 2, 28-3-

4 Floor-plan of VIRTEX II FPGAs 2, 28-4-

5 Virtex II Configurable Logic Block (CLB) 2, 28-5-

6 Virtex II Slice (simplified) Look-up tables LUT F and G can be used to compute any Boolean function of 4 variables. 2, 28 Example: a b c d G - 6-

7 Virtex II (Pro) Slice [ and source: Xilinx Inc.: VirtexII Pro Platform FPGAs: Functional Description, Sept. 22, // 2, 28-7-

8 Number of resources available in Virtex II Pro devices [ and source: Xilinx Inc.: Virtex-II Pro Platform FPGAs: Functional Description, Sept. 22, // 2, 28-8-

9 Hierarchical Routing Resources Interconnect 2, 28-9-

10 Virtex II Pro Devices include up to 4 PowerPC processor cores [ and source: Xilinx Inc.: Virtex-II Pro Platform FPGAs: Functional Description, Sept. 22, // 2,

11 2 Memory Peter Marwedel Informatik 2 TU Dortmund Germany

12 Memory For the memory, efficiency is again a concern: speed (latency and throughput); predictable timing energy efficiency size cost other attributes (volatile vs. persistent, etc) 2,

13 Access times and energy consumption increases with the size of the memory Example (CACTI Model): "Currently, the size of some applications is doubling every months" [STMicroelectronics, Medea+ Workshop, Stuttgart, Nov. 23] 2,

14 Access times and energy consumption for multi-ported register files Power (W) Register File Size GP6M2 28 GP6M Register File Size Rixner s et al. model [HPCA ], Technology of.8 µm 2, Source and H. Valero, 2 Area (λ 2x6) Cycle Time (ns) - 4 -

15 How much of the energy consumption of a system is memory-related? Mobile PC Thermal Design (TDP) System Power Other 3% 6/5 MHz up 3% Power Supply % Memory+Graphics 2% LCD " 3% Memory+Graphics 5% LCD " 9% Note: Based on Actual Measurements CPU Dominates Thermal Design Power [Courtesy: N. Dutt; Source: V. Tiwari] Other 3% 6/5 MHz up 37% Power Supply % HDD 9% Mobile PC Average System Power HDD 9% Multiple Platform Components Comprise Average Power 2,

16 Energy consumption in mobile devices [O. Vargas (Infineon Technologies): Minimum power consumption in mobile-phone memory subsystems; Pennwell Portable Design - September 25;] Thanks to Thorsten Koch (Nokia/ Univ. Dortmund) for providing this source. 2,

17 Access-times will be a problem Speed gap between processor and main DRAM increases Speed early 6ties (Atlas): page fault ~ 25 instructions 22 (2 GHz µp): access to DRAM ~ 5 instructions penalty for cache miss about same as for page fault in Atlas -2 p. a. ) 8 CP U (.5 4 2x every 2 years 2 7 p. a. ( D R AM ) 5 years [P. Machanik: Approaches to Addressing the Memory Wall, TR Nov. 22, U. Brisbane] 2,

18 Hierarchical memories using scratch pad memories (SPM) SPM is a small, physically separate memory mapped into the address space Hierarchy main Address space scratch pad memory FFF.. no tag memory select SPM SPM processor Example Selection is by an appropriate address decoder (simple!) 2, 28 ARM7TDMI cores, wellknown for low power consumption - 8 -

19 Comparison of currents using measurements E.g.: ATMEL board with ARM7TDMI and ext. SRAM Current 32 Bit-Load Instruction (Thumb) 2 ma ,2 48,2 5,9 44,4 Prog Main/ Data Main Prog Main/ Data SPM Prog SPM/ Data Main Core+SPM (ma) 82,2 2, 28,6 53, Prog SPM/ Data SPM Main Memory Current (ma) - 9 -

20 Why not just use a cache? ().. Energy for parallel access of sets, in comparators, muxes. 9 8 Energy per access [nj] 7 6 Scratch pad 5 Cache, 2way, 4GB space Cache, 2way, 6 MB space 4 Cache, 2way, MB space memory size [R. Banakar, S. Steinke, B.-S. Lee, 2] 2,

21 Influence of the associativity Parameters different from previous slides [P. Marwedel et al., ASPDAC, 24] 2,

22 2 D/A-Converters Peter Marwedel Informatik 2 TU Dortmund Germany

23 Embedded System Hardware Embedded system hardware is frequently used in a loop ( hardware in a loop ): actuators 2, 28 For Impres s ive dis play tec hnology s ee onferenc e.c om/c onferenc e/ 23/keynotes /index.htm

24 Kirchhoff s junction rule Kirchhoff s Current Law, Kirchhoff s first rule Formally, for any node in a circuit: Example: The principle of conservation of electric charge implies that: At any point in an electrical circuit where charge density is not changing in time, the sum of currents flowing towards that point is equal to the sum of currents flowing away from that point. i + i4 = i2 + i3 -i+i2+i3-i4= i = k k Count current flowing away from node as negative. 2,

25 Kirchhoff's loop rule Kirchhoff s Voltage Law, Kirchhoff's second rule The principle of conservation of energy implies that: The directed sum of the electrical potential differences around a closed circuit must be zero. Otherwise, it would be possible to build a perpetual motion machine that passed a current in a circle around the circuit. Example: V4 R4 V2 R3 [ V3 V+V3-V2+V4= Formally, for any loop in a circuit: V = k k Count voltages traversed against arrow direction as negative V V3=R3 I if current counted in the same direction as V3 V3=-R3 I if current counted in the opposite direction as V3 2,

26 Operational Amplifiers (Op-Amps) Operational amplifiers (op-amps) are devices amplifying the voltage difference between two input terminals by a large gain factor g Supply voltage Vout=(V+ - V-) g op-amp + V- Vout V+ High impedance input terminals Currents into inputs ground Op-amp in a separate package (TO-5) [wikipedia] For an ideal op-amp: g (In practice: g may be around 4..6) 2,

27 Op-Amps with feedback In circuits, negative feedback is used to define the actual gain I R - R V Due to the feedback to the inverted input, R reduces voltage V-. To which level? op-amp V- + Vout ground Vout = - g V- (op-amp feature) I R+Vout-V-= (loop rule) I R+ - g V- -V-= (+g) V- = I R V = I R + g V,ideal = lim g I R = + g V- is called virtual ground: the voltage is, but the terminal may not be connected to ground 2,

28 Digital-to-Analog (D/A) Converters Various types, can be quite simple, e.g.: 2,

29 Output voltage ~ no. represented by x Ii Loop rule: I i = xi I = x3 = Vref R 3 i= + x2 Vref 2 R Ii i + x Vref 4 R + x Vref 8 R xi 2i 3 I = I' Junction rule: Finally: R I= 2 3 i R V + R I ' = Loop rule: Hence: Vref Vref I ~ nat (x), where nat(x): natural number represented by x; Op-amp turns this current into a voltage ~ nat (x) V + R I = R 3 R i 3 V = Vref xi 2 = Vref nat ( x ) R i= 8 R 2,

30 2 Output Peter Marwedel Informatik 2 TU Dortmund Germany

31 Embedded System Hardware Embedded system hardware is frequently used in a loop ( hardware in a loop ): actuators 2,

32 Actuators and output Huge variety of actuators and output devices, impossible to present all of them. Microsystems motors as examples ( MCNC): ( MCNC) 2,

33 Actuators and output (2) Courtesy and : E. Obermeier, MAT, TU Berlin 2,

34 Summary Hardware in a loop Sensors Discretization Information processing Importance of energy efficiency Special purpose HW very expensive Energy efficiency of processors Code size efficiency Run-time efficiency Reconfigurable Hardware D/A converters Actuators 2,

Lecture 30. Perspectives. Digital Integrated Circuits Perspectives

Lecture 30. Perspectives. Digital Integrated Circuits Perspectives Lecture 30 Perspectives Administrivia Final on Friday December 15 8 am Location: 251 Hearst Gym Topics all what was covered in class. Precise reading information will be posted on the web-site Review Session

More information

Lecture Perspectives. Administrivia

Lecture Perspectives. Administrivia Lecture 29-30 Perspectives Administrivia Final on Friday May 18 12:30-3:30 pm» Location: 251 Hearst Gym Topics all what was covered in class. Review Session Time and Location TBA Lab and hw scores to be

More information

Lecture 6: Electronics Beyond the Logic Switches Xufeng Kou School of Information Science and Technology ShanghaiTech University

Lecture 6: Electronics Beyond the Logic Switches Xufeng Kou School of Information Science and Technology ShanghaiTech University Lecture 6: Electronics Beyond the Logic Switches Xufeng Kou School of Information Science and Technology ShanghaiTech University EE 224 Solid State Electronics II Lecture 3: Lattice and symmetry 1 Outline

More information

PE713 FPGA Based System Design

PE713 FPGA Based System Design PE713 FPGA Based System Design Why VLSI? Dept. of EEE, Amrita School of Engineering Why ICs? Dept. of EEE, Amrita School of Engineering IC Classification ANALOG (OR LINEAR) ICs produce, amplify, or respond

More information

Digital Integrated Circuits Perspectives. Administrivia

Digital Integrated Circuits Perspectives. Administrivia Lecture 30 Perspectives Administrivia Final on Friday December 14, 2001 8 am Location: 180 Tan Hall Topics all what was covered in class. Review Session - TBA Lab and hw scores to be posted on the web

More information

Design Methodologies. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

Design Methodologies. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Design Methodologies December 10, 2002 L o g i c T r a n s i s t o r s p e r C h i p ( K ) 1 9 8 1 1

More information

Design Methodologies. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic.

Design Methodologies. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Design Methodologies December 10, 2002 L o g i c T r a n s i s t o r s p e r C h i p ( K ) 1 9 8 1 1

More information

Lecture 3, Handouts Page 1. Introduction. EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Simulation Techniques.

Lecture 3, Handouts Page 1. Introduction. EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Simulation Techniques. Introduction EECE 353: Digital Systems Design Lecture 3: Digital Design Flows, Techniques Cristian Grecu grecuc@ece.ubc.ca Course web site: http://courses.ece.ubc.ca/353/ What have you learned so far?

More information

Embedded Systems Lecture 2: Interfacing with the Environment. Björn Franke University of Edinburgh

Embedded Systems Lecture 2: Interfacing with the Environment. Björn Franke University of Edinburgh Embedded Systems Lecture 2: Interfacing with the Environment Björn Franke University of Edinburgh Overview Interfacing with the Physical Environment Signals, Discretisation Input (Sensors) Output (Actuators)

More information

Embedded System Hardware

Embedded System Hardware 12 Embedded System Hardware Jian-Jia Chen (Slides are based on Peter Marwedel) Informatik 12 TU Dortmund Germany 2015 11 11 These slides use Microsoft clip arts. Microsoft copyright restrictions apply.

More information

18nm FinFET. Lecture 30. Perspectives. Administrivia. Power Density. Power will be a problem. Transistor Count

18nm FinFET. Lecture 30. Perspectives. Administrivia. Power Density. Power will be a problem. Transistor Count 18nm FinFET Double-gate structure + raised source/drain Lecture 30 Perspectives Gate Silicon Fin Source BOX Gate X. Huang, et al, 1999 IEDM, p.67~70 Drain Si fin - Body! I d [ua/um] 400-1.50 V 350 300-1.25

More information

FPGA Based System Design

FPGA Based System Design FPGA Based System Design Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 Why VLSI? Integration improves the design: higher speed; lower power; physically smaller. Integration reduces

More information

Homework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!

Homework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important! EE141 Fall 2005 Lecture 26 Memory (Cont.) Perspectives Administrative Stuff Homework 10 posted just for practice No need to turn in Office hours next week, schedule TBD. HKN review today. Your feedback

More information

Field Programmable Gate Arrays based Design, Implementation and Delay Study of Braun s Multipliers

Field Programmable Gate Arrays based Design, Implementation and Delay Study of Braun s Multipliers Journal of Computer Science 7 (12): 1894-1899, 2011 ISSN 1549-3636 2011 Science Publications Field Programmable Gate Arrays based Design, Implementation and Delay Study of Braun s Multipliers Muhammad

More information

Technology Timeline. Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs. FPGAs. The Design Warrior s Guide to.

Technology Timeline. Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs. FPGAs. The Design Warrior s Guide to. FPGAs 1 CMPE 415 Technology Timeline 1945 1950 1955 1960 1965 1970 1975 1980 1985 1990 1995 2000 Transistors ICs (General) SRAMs & DRAMs Microprocessors SPLDs CPLDs ASICs FPGAs The Design Warrior s Guide

More information

Reconfigurable Hardware Implementation and Analysis of Mesh Routing for the Matrix Step of the Number Field Sieve Factorization

Reconfigurable Hardware Implementation and Analysis of Mesh Routing for the Matrix Step of the Number Field Sieve Factorization Reconfigurable Hardware Implementation and Analysis of Mesh Routing for the Matrix Step of the Number Field Sieve Factorization Sashisu Bajracharya MS CpE Candidate Master s Thesis Defense Advisor: Dr

More information

When to use an FPGA to prototype a controller and how to start

When to use an FPGA to prototype a controller and how to start When to use an FPGA to prototype a controller and how to start Mark Corless, Principal Application Engineer, Novi MI Brad Hieb, Principal Application Engineer, Novi MI 2015 The MathWorks, Inc. 1 When to

More information

4.4 Implementation Structures in FPGAs and DSPs. Presented by Lee Pucker President, ForwardLink Consulting

4.4 Implementation Structures in FPGAs and DSPs. Presented by Lee Pucker President, ForwardLink Consulting 4.4 Implementation Structures in FPGAs and DSPs Presented by Lee Pucker President, ForwardLink Consulting Agenda Case Study on Implementation Structures Synchronization in a GSM Network Option 1: DSP Implementation

More information

WHAT ARE FIELD PROGRAMMABLE. Audible plays called at the line of scrimmage? Signaling for a squeeze bunt in the ninth inning?

WHAT ARE FIELD PROGRAMMABLE. Audible plays called at the line of scrimmage? Signaling for a squeeze bunt in the ninth inning? WHAT ARE FIELD PROGRAMMABLE Audible plays called at the line of scrimmage? Signaling for a squeeze bunt in the ninth inning? They re none of the above! We re going to take a look at: Field Programmable

More information

EECS 427 Lecture 21: Design for Test (DFT) Reminders

EECS 427 Lecture 21: Design for Test (DFT) Reminders EECS 427 Lecture 21: Design for Test (DFT) Readings: Insert H.3, CBF Ch 25 EECS 427 F09 Lecture 21 1 Reminders One more deadline Finish your project by Dec. 14 Schematic, layout, simulations, and final

More information

Heterogeneous Concurrent Error Detection (hced) Based on Output Anticipation

Heterogeneous Concurrent Error Detection (hced) Based on Output Anticipation International Conference on ReConFigurable Computing and FPGAs (ReConFig 2011) 30 th Nov- 2 nd Dec 2011, Cancun, Mexico Heterogeneous Concurrent Error Detection (hced) Based on Output Anticipation Naveed

More information

Spectral Monitoring/ SigInt

Spectral Monitoring/ SigInt RF Test & Measurement Spectral Monitoring/ SigInt Radio Prototyping Horizontal Technologies LabVIEW RIO for RF (FPGA-based processing) PXI Platform (Chassis, controllers, baseband modules) RF hardware

More information

Advanced FPGA Design. Tinoosh Mohsenin CMPE 491/691 Spring 2012

Advanced FPGA Design. Tinoosh Mohsenin CMPE 491/691 Spring 2012 Advanced FPGA Design Tinoosh Mohsenin CMPE 491/691 Spring 2012 Today Administrative items Syllabus and course overview Digital signal processing overview 2 Course Communication Email Urgent announcements

More information

Hardware-Software Codesign. 0. Organization

Hardware-Software Codesign. 0. Organization Hardware-Software Codesign 0. Organization Lothar Thiele 0-1 Overview Introduction and motivation Course synopsis Administrativa 0-2 What is HW-SW Codesign?... integrated design of systems that consist

More information

Analog front-end electronics in beam instrumentation

Analog front-end electronics in beam instrumentation Analog front-end electronics in beam instrumentation Basic instrumentation structure Silicon state of art Sampling state of art Instrumentation trend Comments and example on BPM Future Beam Position Instrumentation

More information

PROGRAMMABLE ASICs. Antifuse SRAM EPROM

PROGRAMMABLE ASICs. Antifuse SRAM EPROM PROGRAMMABLE ASICs FPGAs hold array of basic logic cells Basic cells configured using Programming Technologies Programming Technology determines basic cell and interconnect scheme Programming Technologies

More information

ADAPTIVE THERMOREGULATION FOR APPLICATIONS ON RECONFIGURABLE DEVICES. Phillip H. Jones, James Moscola, Young H. Cho, John W.

ADAPTIVE THERMOREGULATION FOR APPLICATIONS ON RECONFIGURABLE DEVICES. Phillip H. Jones, James Moscola, Young H. Cho, John W. ADAPTIVE THERMOREGULATION FOR APPLICATIONS ON RECONFIGURABLE DEVICES Phillip H. Jones, James Moscola, Young H. Cho, John W. Lockwood Applied Research Laboratory Washington University St. Louis, MO, USA

More information

FPGA Circuits. na A simple FPGA model. nfull-adder realization

FPGA Circuits. na A simple FPGA model. nfull-adder realization FPGA Circuits na A simple FPGA model nfull-adder realization ndemos Presentation References n Altera Training Course Designing With Quartus-II n Altera Training Course Migrating ASIC Designs to FPGA n

More information

Datorstödd Elektronikkonstruktion

Datorstödd Elektronikkonstruktion Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80

More information

Using an FPGA based system for IEEE 1641 waveform generation

Using an FPGA based system for IEEE 1641 waveform generation Using an FPGA based system for IEEE 1641 waveform generation Colin Baker EADS Test & Services (UK) Ltd 23 25 Cobham Road Wimborne, Dorset, UK colin.baker@eads-ts.com Ashley Hulme EADS Test Engineering

More information

CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION

CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 34 CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 3.1 Introduction A number of PWM schemes are used to obtain variable voltage and frequency supply. The Pulse width of PWM pulsevaries with

More information

Cognitive Radio Platform Technology

Cognitive Radio Platform Technology Cognitive Radio Platform Technology Ivan Seskar Rutgers, The State University of New Jersey www.winlab.rutgers.edu seskar (at) winlab (dot) rutgers (dot) edu Complexity/Performance Tradeoffs Efficient

More information

Low Power Embedded Systems in Bioimplants

Low Power Embedded Systems in Bioimplants Low Power Embedded Systems in Bioimplants Steven Bingler Eduardo Moreno 1/32 Why is it important? Lower limbs amputation is a major impairment. Prosthetic legs are passive devices, they do not do well

More information

Analog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016

Analog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016 Analog I/O ECE 153B Sensor & Peripheral Interface Design Introduction Anytime we need to monitor or control analog signals with a digital system, we require analogto-digital (ADC) and digital-to-analog

More information

Yet, many signal processing systems require both digital and analog circuits. To enable

Yet, many signal processing systems require both digital and analog circuits. To enable Introduction Field-Programmable Gate Arrays (FPGAs) have been a superb solution for rapid and reliable prototyping of digital logic systems at low cost for more than twenty years. Yet, many signal processing

More information

Design Of Low-Power Wireless Communication System Based On MSP430 Introduction:

Design Of Low-Power Wireless Communication System Based On MSP430 Introduction: Design Of Low-Power Wireless Communication System Based On MSP430 Introduction: Low power wireless networks provide a new monitoring and control capability for civil and military applications in transportation,

More information

Lecture 1. Tinoosh Mohsenin

Lecture 1. Tinoosh Mohsenin Lecture 1 Tinoosh Mohsenin Today Administrative items Syllabus and course overview Digital systems and optimization overview 2 Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe650/

More information

When input, output and feedback voltages are all symmetric bipolar signals with respect to ground, no biasing is required.

When input, output and feedback voltages are all symmetric bipolar signals with respect to ground, no biasing is required. 1 When input, output and feedback voltages are all symmetric bipolar signals with respect to ground, no biasing is required. More frequently, one of the items in this slide will be the case and biasing

More information

Static Power and the Importance of Realistic Junction Temperature Analysis

Static Power and the Importance of Realistic Junction Temperature Analysis White Paper: Virtex-4 Family R WP221 (v1.0) March 23, 2005 Static Power and the Importance of Realistic Junction Temperature Analysis By: Matt Klein Total power consumption of a board or system is important;

More information

Memory Basics. historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities

Memory Basics. historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities Memory Basics RAM: Random Access Memory historically defined as memory array with individual bit access refers to memory with both Read and Write capabilities ROM: Read Only Memory no capabilities for

More information

Low-Power Multipliers with Data Wordlength Reduction

Low-Power Multipliers with Data Wordlength Reduction Low-Power Multipliers with Data Wordlength Reduction Kyungtae Han, Brian L. Evans, and Earl E. Swartzlander, Jr. Dept. of Electrical and Computer Engineering The University of Texas at Austin Austin, TX

More information

Introduction to co-simulation. What is HW-SW co-simulation?

Introduction to co-simulation. What is HW-SW co-simulation? Introduction to co-simulation CPSC489-501 Hardware-Software Codesign of Embedded Systems Mahapatra-TexasA&M-Fall 00 1 What is HW-SW co-simulation? A basic definition: Manipulating simulated hardware with

More information

Reference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering

Reference. Wayne Wolf, FPGA-Based System Design Pearson Education, N Krishna Prakash,, Amrita School of Engineering FPGA Fabrics Reference Wayne Wolf, FPGA-Based System Design Pearson Education, 2004 CPLD / FPGA CPLD Interconnection of several PLD blocks with Programmable interconnect on a single chip Logic blocks executes

More information

Announcements. Advanced Digital Integrated Circuits. Midterm feedback mailed back Homework #3 posted over the break due April 8

Announcements. Advanced Digital Integrated Circuits. Midterm feedback mailed back Homework #3 posted over the break due April 8 EE241 - Spring 21 Advanced Digital Integrated Circuits Lecture 18: Dynamic Voltage Scaling Announcements Midterm feedback mailed back Homework #3 posted over the break due April 8 Reading: Chapter 5, 6,

More information

RPG XFFTS. extended bandwidth Fast Fourier Transform Spectrometer. Technical Specification

RPG XFFTS. extended bandwidth Fast Fourier Transform Spectrometer. Technical Specification RPG XFFTS extended bandwidth Fast Fourier Transform Spectrometer Technical Specification 19 XFFTS crate equiped with eight XFFTS boards and one XFFTS controller Fast Fourier Transform Spectrometer The

More information

Real-time Volt/Var Optimization Scheme for Distribution Systems with PV Integration

Real-time Volt/Var Optimization Scheme for Distribution Systems with PV Integration Grid-connected Advanced Power Electronic Systems Real-time Volt/Var Optimization Scheme for Distribution Systems with PV Integration 02-15-2017 Presenter Name: Yan Chen (On behalf of Dr. Benigni) Outline

More information

Research Statement. Sorin Cotofana

Research Statement. Sorin Cotofana Research Statement Sorin Cotofana Over the years I ve been involved in computer engineering topics varying from computer aided design to computer architecture, logic design, and implementation. In the

More information

EMT 251 Introduction to IC Design

EMT 251 Introduction to IC Design EMT 251 Introduction to IC Design (Pengantar Rekabentuk Litar Terkamir) Semester II 2011/2012 Introduction to IC design and Transistor Fundamental Some Keywords! Very-large-scale-integration (VLSI) is

More information

INTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec

INTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are

More information

Signal Processing and Display of LFMCW Radar on a Chip

Signal Processing and Display of LFMCW Radar on a Chip Signal Processing and Display of LFMCW Radar on a Chip Abstract The tremendous progress in embedded systems helped in the design and implementation of complex compact equipment. This progress may help

More information

RF and Microwave Test and Design Roadshow Cape Town & Midrand

RF and Microwave Test and Design Roadshow Cape Town & Midrand RF and Microwave Test and Design Roadshow Cape Town & Midrand Advanced PXI Technologies Signal Recording, FPGA s, and Synchronization Philip Ehlers Outline Introduction to the PXI Architecture PXI Data

More information

10-Bit µp-compatible D/A converter

10-Bit µp-compatible D/A converter DESCRIPTION The is a microprocessor-compatible monolithic 10-bit digital-to-analog converter subsystem. This device offers 10-bit resolution and ±0.1% accuracy and monotonicity guaranteed over full operating

More information

Using a graphical interface for Fast FPGA design revision in SDR hierarchical structure

Using a graphical interface for Fast FPGA design revision in SDR hierarchical structure Using a graphical interface for Fast FPGA design revision in SDR hierarchical structure Frank Raffaeli: Principal RF Engineer, National Instruments Source files: ni.com/labs keyword: SDR 1 FPGA Signal

More information

Dynamically Reconfigurable Sensor Electronics Concept, Architecture, First Measurement Results, and Perspective

Dynamically Reconfigurable Sensor Electronics Concept, Architecture, First Measurement Results, and Perspective Institute of Integrated Sensor Systems Dept. of Electrical Engineering and Information Technology Dynamically Reconfigurable Sensor Electronics Concept, Architecture, First Measurement Results, and Perspective

More information

RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM

RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM Fengbin Tu, Weiwei Wu, Shouyi Yin, Leibo Liu, Shaojun Wei Institute of Microelectronics Tsinghua University The 45th International

More information

CprE 583 Reconfigurable Computing

CprE 583 Reconfigurable Computing Quick Points CprE / ComS 58 Reconfigurable Computing Lectures are viewable for students via WebCT Quality is higher Use discussion forums Class e-mail list created: cpre58@iastate.edu Prof. Joseph Zambreno

More information

YOUR VIDEO TITLE POWER DISTRIBUTION FOR

YOUR VIDEO TITLE POWER DISTRIBUTION FOR YOUR VIDEO TITLE POWER DISTRIBUTION FOR GOES SOC AND FPGA HERE APPLICATIONS THE WHAT SUBTITLE SPECS GOES TO LOOK HERE FOR Detailed Agenda Power Distribution for SoC and FPGA applications: Microprocessors

More information

Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions

Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions IEEE ICET 26 2 nd International Conference on Emerging Technologies Peshawar, Pakistan 3-4 November 26 Single Chip FPGA Based Realization of Arbitrary Waveform Generator using Rademacher and Walsh Functions

More information

Power consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA

Power consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA Power consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA 1 Neenu Joseph, 2 Dr. P Nirmal Kumar 1 Research Scholar, Department of ECE Anna University, Chennai,

More information

EE141- Spring 2004 Digital Integrated Circuits

EE141- Spring 2004 Digital Integrated Circuits EE141- Spring 2004 Digital Integrated Circuits Lecture 27 Power distribution Resistive interconnect 1 Administrative Stuff Make-up lecture on Monday 4-5:30pm Special office hours of Prof. Rabaey today

More information

CHAPTER 4 GALS ARCHITECTURE

CHAPTER 4 GALS ARCHITECTURE 64 CHAPTER 4 GALS ARCHITECTURE The aim of this chapter is to implement an application on GALS architecture. The synchronous and asynchronous implementations are compared in FFT design. The power consumption

More information

Chapter 2. Operational Amplifiers

Chapter 2. Operational Amplifiers Chapter 2. Operational Amplifiers Tong In Oh 1 2.3 The Noninverting Configuration v I is applied directly to the positive input terminal of the op amp One terminal of is connected to ground Closed-loop

More information

Power Spring /7/05 L11 Power 1

Power Spring /7/05 L11 Power 1 Power 6.884 Spring 2005 3/7/05 L11 Power 1 Lab 2 Results Pareto-Optimal Points 6.884 Spring 2005 3/7/05 L11 Power 2 Standard Projects Two basic design projects Processor variants (based on lab1&2 testrigs)

More information

Field Effect Transistors

Field Effect Transistors Field Effect Transistors Purpose In this experiment we introduce field effect transistors (FETs). We will measure the output characteristics of a FET, and then construct a common-source amplifier stage,

More information

Propagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012

Propagation Delay, Circuit Timing & Adder Design. ECE 152A Winter 2012 Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis

More information

Lecture 2: Embedded Systems: An Introduction

Lecture 2: Embedded Systems: An Introduction Design & Co-design of Embedded Systems Lecture 2: Embedded Systems: An Introduction Adapted from ECE456 course notes, University of California (Riverside), and EE412 course notes, Princeton University

More information

Propagation Delay, Circuit Timing & Adder Design

Propagation Delay, Circuit Timing & Adder Design Propagation Delay, Circuit Timing & Adder Design ECE 152A Winter 2012 Reading Assignment Brown and Vranesic 2 Introduction to Logic Circuits 2.9 Introduction to CAD Tools 2.9.1 Design Entry 2.9.2 Synthesis

More information

CHAPTER 7 HARDWARE IMPLEMENTATION

CHAPTER 7 HARDWARE IMPLEMENTATION 168 CHAPTER 7 HARDWARE IMPLEMENTATION 7.1 OVERVIEW In the previous chapters discussed about the design and simulation of Discrete controller for ZVS Buck, Interleaved Boost, Buck-Boost, Double Frequency

More information

Lecture 9: Cell Design Issues

Lecture 9: Cell Design Issues Lecture 9: Cell Design Issues MAH, AEN EE271 Lecture 9 1 Overview Reading W&E 6.3 to 6.3.6 - FPGA, Gate Array, and Std Cell design W&E 5.3 - Cell design Introduction This lecture will look at some of the

More information

Thermal Monitoring on FPGAs Using Ring-Oscillators

Thermal Monitoring on FPGAs Using Ring-Oscillators Thermal Monitoring on FPGAs Using Ring-Oscillators Eduardo Boemo and Sergio López-Buedo Lab. de Microelectrónica, E.T.S. Informática, U. Autónoma de Madrid, Ctra. Colmenar Km.15, 28049, Madrid - España.

More information

Fast and Accurate RF component characterization enabled by FPGA technology

Fast and Accurate RF component characterization enabled by FPGA technology Fast and Accurate RF component characterization enabled by FPGA technology Guillaume Pailloncy Senior Systems Engineer Agenda RF Application Challenges What are FPGAs and why are they useful? FPGA-based

More information

Fpga Implementation of Truncated Multiplier Using Reversible Logic Gates

Fpga Implementation of Truncated Multiplier Using Reversible Logic Gates International Journal of Engineering Science Invention ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 Volume 2 Issue 12 ǁ December. 2013 ǁ PP.44-48 Fpga Implementation of Truncated Multiplier Using

More information

Prototyping Next-Generation Communication Systems with Software-Defined Radio

Prototyping Next-Generation Communication Systems with Software-Defined Radio Prototyping Next-Generation Communication Systems with Software-Defined Radio Dr. Brian Wee RF & Communications Systems Engineer 1 Agenda 5G System Challenges Why Do We Need SDR? Software Defined Radio

More information

Chapter 1 Introduction

Chapter 1 Introduction Chapter 1 Introduction 1.1 Introduction There are many possible facts because of which the power efficiency is becoming important consideration. The most portable systems used in recent era, which are

More information

PV SYSTEM BASED FPGA: ANALYSIS OF POWER CONSUMPTION IN XILINX XPOWER TOOL

PV SYSTEM BASED FPGA: ANALYSIS OF POWER CONSUMPTION IN XILINX XPOWER TOOL 1 PV SYSTEM BASED FPGA: ANALYSIS OF POWER CONSUMPTION IN XILINX XPOWER TOOL Pradeep Patel Instrumentation and Control Department Prof. Deepali Shah Instrumentation and Control Department L. D. College

More information

Arduino STEAM Academy Arduino STEM Academy Art without Engineering is dreaming. Engineering without Art is calculating. - Steven K.

Arduino STEAM Academy Arduino STEM Academy Art without Engineering is dreaming. Engineering without Art is calculating. - Steven K. Arduino STEAM Academy Arduino STEM Academy Art without Engineering is dreaming. Engineering without Art is calculating. - Steven K. Roberts Page 1 See Appendix A, for Licensing Attribution information

More information

Real-time FPGA Implementation of Transmitter Based DSP

Real-time FPGA Implementation of Transmitter Based DSP Real-time FPGA Implementation of Transmitter Based DSP Philip, Watts (1,2), Robert Waegemans (2), Yannis Benlachtar (2), Polina Bayvel (2), Robert Killey (2) (1) Computer Laboratory, University of Cambridge,

More information

A Built-In Self-Test Approach for Analog Circuits in Mixed-Signal Systems. Chuck Stroud Dept. of Electrical & Computer Engineering Auburn University

A Built-In Self-Test Approach for Analog Circuits in Mixed-Signal Systems. Chuck Stroud Dept. of Electrical & Computer Engineering Auburn University A Built-In Self-Test Approach for Analog Circuits in Mixed-Signal Systems Chuck Stroud Dept. of Electrical & Computer Engineering Auburn University Outline of Presentation Need for Test & Overview of BIST

More information

A Fixed-Width Modified Baugh-Wooley Multiplier Using Verilog

A Fixed-Width Modified Baugh-Wooley Multiplier Using Verilog A Fixed-Width Modified Baugh-Wooley Multiplier Using Verilog K.Durgarao, B.suresh, G.Sivakumar, M.Divaya manasa Abstract Digital technology has advanced such that there is an increased need for power efficient

More information

Data Converters. Dr.Trushit Upadhyaya EC Department, CSPIT, CHARUSAT

Data Converters. Dr.Trushit Upadhyaya EC Department, CSPIT, CHARUSAT Data Converters Dr.Trushit Upadhyaya EC Department, CSPIT, CHARUSAT Purpose To convert digital values to analog voltages V OUT Digital Value Reference Voltage Digital Value DAC Analog Voltage Analog Quantity:

More information

CENG4480 Lecture 02: Operational Amplifier 1

CENG4480 Lecture 02: Operational Amplifier 1 CENG4480 Lecture 02: Operational Amplifier 1 Bei Yu 2016 Fall byu@cse.cuhk.edu.hk 1 / 33 Overview Introduction Op-Amp Preliminaries Op-Amp List 2 / 33 Overview Introduction Op-Amp Preliminaries Op-Amp

More information

CENG4480 Lecture 04: Analog/Digital Conversions

CENG4480 Lecture 04: Analog/Digital Conversions CENG4480 Lecture 04: Analog/Digital Conversions Bei Yu byu@cse.cuhk.edu.hk (Latest update: October 3, 2018) Fall 2018 1 / 31 Overview Preliminaries Comparator Digital to Analog Conversion (DAC) Analog

More information

Digital design & Embedded systems

Digital design & Embedded systems FYS4220/9220 Digital design & Embedded systems Lecture #5 J. K. Bekkeng, 2.7.2011 Phase-locked loop (PLL) Implemented using a VCO (Voltage controlled oscillator), a phase detector and a closed feedback

More information

CMOS VLSI IC Design. A decent understanding of all tasks required to design and fabricate a chip takes years of experience

CMOS VLSI IC Design. A decent understanding of all tasks required to design and fabricate a chip takes years of experience CMOS VLSI IC Design A decent understanding of all tasks required to design and fabricate a chip takes years of experience 1 Commonly used keywords INTEGRATED CIRCUIT (IC) many transistors on one chip VERY

More information

IMPLEMENTATION OF G.726 ITU-T VOCODER ON A SINGLE CHIP USING VHDL

IMPLEMENTATION OF G.726 ITU-T VOCODER ON A SINGLE CHIP USING VHDL IMPLEMENTATION OF G.726 ITU-T VOCODER ON A SINGLE CHIP USING VHDL G.Murugesan N. Ramadass Dr.J.Raja paul Perinbum School of ECE Anna University Chennai-600 025 Gm1gm@rediffmail.com ramadassn@yahoo.com

More information

AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS

AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS Satish Mohanakrishnan and Joseph B. Evans Telecommunications & Information Sciences Laboratory Department of Electrical Engineering

More information

PROBE: Prediction-based Optical Bandwidth Scaling for Energy-efficient NoCs

PROBE: Prediction-based Optical Bandwidth Scaling for Energy-efficient NoCs PROBE: Prediction-based Optical Bandwidth Scaling for Energy-efficient NoCs Li Zhou and Avinash Kodi Technologies for Emerging Computer Architecture Laboratory (TEAL) School of Electrical Engineering and

More information

Hello, and welcome to the TI Precision Labs video series discussing comparator applications. The comparator s job is to compare two analog input

Hello, and welcome to the TI Precision Labs video series discussing comparator applications. The comparator s job is to compare two analog input Hello, and welcome to the TI Precision Labs video series discussing comparator applications. The comparator s job is to compare two analog input signals and produce a digital or logic level output based

More information

Evolutionary Electronics

Evolutionary Electronics Evolutionary Electronics 1 Introduction Evolutionary Electronics (EE) is defined as the application of evolutionary techniques to the design (synthesis) of electronic circuits Evolutionary algorithm (schematic)

More information

Design and Simulation of PID Controller using FPGA

Design and Simulation of PID Controller using FPGA IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X Design and Simulation of PID Controller using FPGA Ankur Dave PG Student Department

More information

Partner Event. Current products Coming products Market outlook Sales process

Partner Event. Current products Coming products Market outlook Sales process Partner Event Current products Coming products Market outlook Sales process Current Products 2 Sivers IMA Radar Products RS3400 Series Sensors/Front Ends RS3400C RS3400X RS3410X RS3400K RS3400W CO1000A

More information

Computer Aided Design of Electronics

Computer Aided Design of Electronics Computer Aided Design of Electronics [Datorstödd Elektronikkonstruktion] Zebo Peng, Petru Eles, and Nima Aghaee Embedded Systems Laboratory IDA, Linköping University www.ida.liu.se/~tdts01 Electronic Systems

More information

How different FPGA firmware options enable digitizer platforms to address and facilitate multiple applications

How different FPGA firmware options enable digitizer platforms to address and facilitate multiple applications How different FPGA firmware options enable digitizer platforms to address and facilitate multiple applications 1 st of April 2019 Marc.Stackler@Teledyne.com March 19 1 Digitizer definition and application

More information

Chapter 3. H/w s/w interface. hardware software Vijaykumar ECE495K Lecture Notes: Chapter 3 1

Chapter 3. H/w s/w interface. hardware software Vijaykumar ECE495K Lecture Notes: Chapter 3 1 Chapter 3 hardware software H/w s/w interface Problems Algorithms Prog. Lang & Interfaces Instruction Set Architecture Microarchitecture (Organization) Circuits Devices (Transistors) Bits 29 Vijaykumar

More information

FPGA Co-Processing Solutions for High-Performance Signal Processing Applications. 101 Innovation Dr., MS: N. First Street, Suite 310

FPGA Co-Processing Solutions for High-Performance Signal Processing Applications. 101 Innovation Dr., MS: N. First Street, Suite 310 FPGA Co-Processing Solutions for High-Performance Signal Processing Applications Tapan A. Mehta Joel Rotem Strategic Marketing Manager Chief Application Engineer Altera Corporation MangoDSP 101 Innovation

More information

CMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits

CMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 24: Peripheral Memory Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11

More information

CARRY SAVE COMMON MULTIPLICAND MONTGOMERY FOR RSA CRYPTOSYSTEM

CARRY SAVE COMMON MULTIPLICAND MONTGOMERY FOR RSA CRYPTOSYSTEM American Journal of Applied Sciences 11 (5): 851-856, 2014 ISSN: 1546-9239 2014 Science Publication doi:10.3844/ajassp.2014.851.856 Published Online 11 (5) 2014 (http://www.thescipub.com/ajas.toc) CARRY

More information

Integrated Power Delivery for High Performance Server Based Microprocessors

Integrated Power Delivery for High Performance Server Based Microprocessors Integrated Power Delivery for High Performance Server Based Microprocessors J. Ted DiBene II, Ph.D. Intel, Dupont-WA International Workshop on Power Supply on Chip, Cork, Ireland, Sept. 24-26 Slide 1 Legal

More information

Digital Logic ircuits Circuits Fundamentals I Fundamentals I

Digital Logic ircuits Circuits Fundamentals I Fundamentals I Digital Logic Circuits Fundamentals I Fundamentals I 1 Digital and Analog Quantities Electronic circuits can be divided into two categories. Digital Electronics : deals with discrete values (= sampled

More information

Hardware-Software Co-Design Cosynthesis and Partitioning

Hardware-Software Co-Design Cosynthesis and Partitioning Hardware-Software Co-Design Cosynthesis and Partitioning EE8205: Embedded Computer Systems http://www.ee.ryerson.ca/~courses/ee8205/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer

More information