4.4 Implementation Structures in FPGAs and DSPs. Presented by Lee Pucker President, ForwardLink Consulting
|
|
- Mitchell Christian Walker
- 6 years ago
- Views:
Transcription
1 4.4 Implementation Structures in FPGAs and DSPs Presented by Lee Pucker President, ForwardLink Consulting
2 Agenda Case Study on Implementation Structures Synchronization in a GSM Network Option 1: DSP Implementation of a GSM Sync Burst Matched Correlator Option 2: FPGA Implementation of a GSM Sync Burst Matched Correlator Discussion on Trade-offs in Device Selection Conclusions
3 Typical problem Synchronization on a GSM network The Mobile Station and Base Station Terminals in a GSM network contain multiple clocks that run asynchronously For these radios to communicate, they need to synchronize their clocks
4 This Problem is Addressed Through the GSM Logical Channel and Frame Structure GSM Signals Are Transmitted in Bursts 1 Burst per Time Slot Each time slot contains bits at bits/sec 8 Time Slots per Frame One time slot in each downlink frame is used by the base station to transfer synchronization and control information Referred to as logical channels Every 10 frames, the base station transmits a Sync Channel (SCH) to facilitate synchronization by the mobile station with the base station Source: ETSI 3GPP TS FCH SCH BCCH BCCH BCCH BCCH FCH SCH FCH SCH FCH SCH FCH SCH IDLE
5 The GSM Synchronization Channel (SCH) The GSM Synchronization Burst Contains a training sequence of 64 bits that is used to facilitate synchronization Sync bits are known by both the base station and the mobile Detecting where the synchronization burst occurs in time allows the mobile station to synchronize with the base stations baud clock and frame clock Tracking the drift from SCH burst to SCH burst can be used by the mobile station to fine tune receiver clock More on this when you study Synchronization later in this course
6 Process for detecting the GSM SCH Oversample the received complex baseband GSM signal by 4X This allows us to synchronize to the base station with an accuracy of.25 bits Sometimes referred to as a qbit Baud rate = MSymbols per second, so the sample rate is MSamples per second GMSK modulate the training sequence of the SCH to create the matched filter and upsample by 4 Creates 64 X 4 samples = 256 samples Slide the received GSM sample data against the matched filter to find the correlation peak
7 Matched Filter for Detecting a SCH
8 The Correlation Function Let MF be the Matched Filter Sequence (Length 255) Let S be the Signal Sequence C be the Correlation Sequence Cn = Σ 255 MF(m) x S*(n+m) m = 0
9 DSP Implementation of the GSM SCH Matched Filter The TMS320C6416 Processor
10 A Typical DSP the TMS320C6416T Single C64x fixed point DSP core Independent L1 Program and L1 Data Cache Built in 8Mbit L2 Cache Dual external memory interfaces Viterbi and Turbo coprocessors 3 independent timers Source:TMS320C6414T, TMS320C6415T, TMS320C6416T Fixed Point Digital Signal Processors Data Sheet (SPRF226J)
11 The C64x VLIW Architecture The C64x CPU hosts dual sets of functional units each with dedicated register files.l and.s functional unit performs arithmetic, logical and branch operations.m functional units perform two 16 bit x16 bit multiplies per clock.d data addressing units are responsible for data transfers between register files and memory 32 registers each with 32 bits Source:TMS320C64x Technical Overview
12 Key issue the need to support fixed point math Most DSP s utilize fixed point vs. floating point math Allows for significant reduction in power and cost associated with the device Fixed point math requires scaling to occur 16 bit * 16 bit = 32 bit to maintain full precision 16 bit + 16 bit = 17 bit to maintain full precision If A, B, C, D are 16 bit values, then A*B + C*D requires 33 bits Can t be supported on a processor that only does 32 bit arithmetic Usually handled by right shifting the products to make them 31 bit numbers This is simplified if using unsigned or sign/magnitude values versus 2 s complement
13 GSM Synchronization Channel Matched Filter Implementation on a TMS320C6416t DSP Cn = Σ 255 MF(m) x S*(n+m) m = 0 During each clock cycle (order is important, and optimizations are required) Add/subtract previous complex products to accommodate conjugation and add to previous sum with appropriate scaling using the.l and.s units C_Real = W + X + Cr_Imag C_Imag = Y - Z + C_Imag Computer new complex products using.m unit W = MF_Real * S_Real X = MF_Imag * S_Imag Y = MF_Imag * S_Real Z = MF_Real * S_Imag Decrement m (m = m-1).s Unit If m = 0, Branch using S. Unit Save C to memory for Cn using.d unit Increment n Set m = 256, Reset C to 0; Load next S_Real (n + m), S_Image (n + m), MF_Real(m), MF_Imag(m) into A and B registers using.d unit
14 Performance Training sequence = 64/ or.4096 of the bits in a sync burst For a 1 GHz Clock, the filter implementation shown in the previous slide operating with input data of 1MSPS will consume greater than.4 the cycles for 1 pass Only 2 passes (n=0 and n=1) and the processor is exhausted Solution is to Reduce precision to allow more operations per cycle, or Go to a faster processor
15 FPGA Implementation of the SCH Matched Filter
16 A typical FPGA for wireless signal processing The Xilinx Virtex 5 SXT Virtex 5 SXT FPGA has a number of features supporting wireless signal processing DSP48E Slice Embedded Block Ram Configurable Logic Blocks Source: Virtex-5 Family Overview LX, LXT, and SXT Platforms
17 The Virtex 5 SXT DSP48E Slice Source: Virtex-5 SXT Platform Technical Backgrounder
18 Virtex 4 SXT Block Ram Up to kbit dual port clocks Built in address sequencing to support FIFO and shift register functions Source: Virtex-5 Users Guide
19 Virtex 4 Configurable Logic Blocks Primary logic resources provided by the FPGA Each CLB has 2 slices Each slice consists of mulitple look up tables, registers, and combinatorial logic elements
20 GSM Synchronization Channel Matched Filter Implementation on a Virtex 5 SXT FPGA Filter Taps Stored in BlockRAM 256 Tap Shift register created using BlockRAM Signal In S0 S1 S2 S3 S252 S253 S254 S255 MF0 MF1 MF2 MF3 MF252 MF253 MF254 MF255 X X X X X X X X Sum Multiply and Accumulate Functions Supported via DSP48 Slices C Out
21 Performance Because the FPGA is an inherently parallel processor, the entire correlation can be done in 1 clock cycle The Virtex 5 supports this at clock rates up to 550 MSPS So why wouldn t you always use an FPGA???
22 Design Considerations and Device Selection
23 Device Selection Process Block Diagrams Identify Algorithms for Implementing Each Defined Block. Establish Functional Requirements for Algorithms Block Diagrams with Functional Requirements This step may also include a make versus buy decision Modify Block Diagrams to Better Align Algorithms From Different Air Interfaces Air Interface Specifications Develop From Concept Block Diagram Definition Architectures Supporting Each Mode of Target Air Interfaces Modify Algorithms Based on Device Constraints Selection Criteria for Processing Devices Block Diagram with Functional Requirements Mapped Map Algorithms to to Selected Devices Candidate Processing Devices and Select Devices Modify Block Diagrams Based on Device Constraints
24 Selection Criteria for Signal Processing Devices Performance Can it do the job Programmability Life cycle/maintenance costs Level of Integration Cost per unit Development Cycle Cost of development Power Battery life
25 Example 4 Device Mapping for 8-PSK Demod IF Signal From RF Subsystem (65 MSPS) Decimate by 30 Digital Down Converter (< 65 ops/ Decimate by 2 +/- ε Resampler (< 62 ops/ Quadrature Phase Detector (< 100 ops/ Integrate and Dump Symbol Mapping Recovered Bits To Channel Decoder Carrier Adjust Symbol Rate Adjust Carrier Rate Detector (< 100 ops/ Symbol Rate Detector (< 200 ops/ Baud Clock ( khz) Figure 7a: Base Architecture
26 Example 4 Continued Mapping 1 IF Signal From RF Subsystem (65 MSPS) Decimate by 30 Digital Down Converter (< 65 ops/ Decimate by 2 +/- ε Resampler (< 62 ops/ Quadrature Phase Detector (< 100 ops/ Integrate and Dump Symbol Mapping Recovered Bits To Channel Decoder ASIC (Channelizer) Carrier Adjust Symbol Rate Adjust Carrier Rate Detector (< 100 ops/ Symbol Rate Detector (< 200 ops/ Baud Clock ( khz) DSP or GPP (Channel Processor) Figure 7b: Device Mapping 1
27 Example 4 Continued Mapping 2 IF Signal From RF Subsystem (65 MSPS) Decimate by 30 Digital Down Converter (< 65 ops/ Decimate by 2 +/- ε Resampler (< 62 ops/ Quadrature Phase Detector (< 100 ops/ Integrate and Dump Symbol Mapping Recovered Bits To Channel Decoder FPGA (Channelizer) Carrier Adjust Symbol Rate Adjust Carrier Rate Detector (< 100 ops/ Symbol Rate Detector (< 200 ops/ Baud Clock ( khz) DSP or GPP (Channel Processor) Figure 7c: Device Mapping 2
28 Example 4 Continued Mapping 3 IF Signal From RF Subsystem (65 MSPS) Decimate by 30 Digital Down Converter (< 65 ops/ Decimate by 2 +/- ε Resampler (< 62 ops/ Quadrature Phase Detector (< 100 ops/ Integrate and Dump Symbol Mapping Recovered Bits To Channel Decoder Carrier Adjust FPGA (Channelizer) Symbol Rate Adjust Carrier Rate Detector (< 100 ops/ Symbol Rate Detector (< 200 ops/ Baud Clock ( khz) DSP or GPP (Channel Processor) Figure 7d: Device Mapping 3
29 What Generally Goes Where ASIC/FPGA DSP GPP Digital Down Conversion/ Digital Up Conversion Resampling Resampling Equalization and Preemphasis Filtering Carrier Synchronization Carrier Synchronization Chip Rate/Code Symbol Synchronization Symbol Synchronization Synchronization Spread/Despread Modulation/Demodulation Modulation/Demodulation Carrier Synchronization Interleaving/ De-Interleaving Interleaving/ De-Interleaving Symbol Synchronization Packet Framing Packet Framing Diversity Combining Resampling Error Correction Coding/Decoding Error Correction Coding/Decoding Link Layer Processing Note: System on Chip (SoC) technology may integrate all of the above
30 Real world example (Source: EE Times) GPP for higher levels of the protocol stack DSP for baseband signal processing Hardware coprocessor (ASIC) for computationally expensive functions
31 Discussion
A GENERIC ARCHITECTURE FOR SMART MULTI-STANDARD SOFTWARE DEFINED RADIO SYSTEMS
A GENERIC ARCHITECTURE FOR SMART MULTI-STANDARD SOFTWARE DEFINED RADIO SYSTEMS S.A. Bassam, M.M. Ebrahimi, A. Kwan, M. Helaoui, M.P. Aflaki, O. Hammi, M. Fattouche, and F.M. Ghannouchi iradio Laboratory,
More informationIP-PSK-DEMOD4. BPSK, QPSK, 8-PSK Demodulator for FPGA FEATURES DESCRIPTION APPLICATIONS HARDWARE SUPPORT DELIVERABLES
BPSK, QPSK, 8-PSK Demodulator for FPGA v1.3 FEATURES Multi-mode Phase Shift Keyed demodulator supports BPSK, QPSK, 8-PSK Symbol rates up to 682.5 KSPS Matched filtering with programmable Root Raised Cosine
More informationFurther hacks on the Calypso platform
or How to turn a phone into a BTS 29C3, December 29th, 2012 About the speaker Linux and free software geek since 1999 M.Sc. in C.S. + some E.E. General orientation towards low level Embedded, Kernel, Drivers
More informationFPGA resource allocation of a DS-CDMA indoor system
resource allocation of a DS-CDMA indoor system X. Revés; A. Gelonch; F. Casadevall Universitat Politècnica de Catalunya, Dept. of Signal Theory and Communications Jordi Girona 1-3, 08034 Barcelona (Spain)
More informationBPSK_DEMOD. Binary-PSK Demodulator Rev Key Design Features. Block Diagram. Applications. General Description. Generic Parameters
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core reset 16-bit signed input data samples Automatic carrier acquisition with no complex setup required User specified design
More informationSoftware Radio implementation of a DS-CDMA indoor subsystem based on FPGA devices
Software Radio implementation of a DS-CDMA indoor subsystem based on devices X. Revés; A. Gelonch; F. Casadevall Universitat Politècnica de Catalunya, Dept. of Signal Theory and Communications Jordi Girona
More informationSignal generators. Modular design for user-friendly solutions
GENERAL PURPOSE 43985/1 FIG 1 Visionary: The new Vector Signal Generator R&S SMU200A offers two complete signal generators with digital modulation capability in a single instrument and facilitates the
More informationWireless Medium Access Control and CDMA-based Communication Lesson 14 CDMA2000
Wireless Medium Access Control and CDMA-based Communication Lesson 14 CDMA2000 1 CDMA2000 400 MHz, 800 MHz, 900 MHz, 1700 MHz, 1800 MHz, 1900 MHz, and 2100 MHz Compatible with the cdmaone standard A set
More informationDetector Implementations Based on Software Defined Radio for Next Generation Wireless Systems Janne Janhunen
GIGA seminar 11.1.2010 Detector Implementations Based on Software Defined Radio for Next Generation Wireless Systems Janne Janhunen janne.janhunen@ee.oulu.fi 2 Outline Introduction Benefits and Challenges
More informationPrototyping wireless base stations or edge devices on a DSP/FPGA architecture using high-level tools
Prototyping wireless base stations or edge devices on a DSP/FPGA architecture using high-level tools Louis Belanger, LYR Signal Processing, uebec City, uebec, Canada John Ahern, Comlab, uebec City, uebec,
More informationni.com The NI PXIe-5644R Vector Signal Transceiver World s First Software-Designed Instrument
The NI PXIe-5644R Vector Signal Transceiver World s First Software-Designed Instrument Agenda Hardware Overview Tenets of a Software-Designed Instrument NI PXIe-5644R Software Example Modifications Available
More informationDesign Space Exploration of a Cooperative MIMO Receiver for Reconfigurable Architectures
Design Space Exploration of a Cooperative MIMO Receiver for Reconfigurable Architectures Shahnam Mirzaei University of California, Santa Barbara shahnam@umailucsbedu Ali Irturk, Ryan Kastner University
More informationIP-DDC Channel Digital Downconversion Core for FPGA FEATURES DESCRIPTION APPLICATIONS IMPLEMENTATION SUPPORT HARDWARE SUPPORT
128 Channel Digital Downconversion Core for FPGA v1.0 FEATURES 128 individually tuned DDC channels 16 bit 200MHz input Tuning resolution Fs/2^32 SFDR 96 db for 16 bits input Decimation range from 512 to
More informationChannelization and Frequency Tuning using FPGA for UMTS Baseband Application
Channelization and Frequency Tuning using FPGA for UMTS Baseband Application Prof. Mahesh M.Gadag Communication Engineering, S. D. M. College of Engineering & Technology, Dharwad, Karnataka, India Mr.
More informationDesign of Adjustable Reconfigurable Wireless Single Core
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735. Volume 6, Issue 2 (May. - Jun. 2013), PP 51-55 Design of Adjustable Reconfigurable Wireless Single
More informationHow different FPGA firmware options enable digitizer platforms to address and facilitate multiple applications
How different FPGA firmware options enable digitizer platforms to address and facilitate multiple applications 1 st of April 2019 Marc.Stackler@Teledyne.com March 19 1 Digitizer definition and application
More informationPostprint.
http://www.diva-portal.org Postprint This is the accepted version of a paper presented at nternational Conference on Wireless Communications and Signal Processing (WCSP 2011). Citation for the original
More informationADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION
98 Chapter-5 ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION 99 CHAPTER-5 Chapter 5: ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION S.No Name of the Sub-Title Page
More informationA SOFTWARE RE-CONFIGURABLE ARCHITECTURE FOR 3G AND WIRELESS SYSTEMS
A SOFTWARE RE-CONFIGURABLE ARCHITECTURE FOR 3G AND WIRELESS SYSTEMS E. Sereni 1, G. Baruffa 1, F. Frescura 1, P. Antognoni 2 1 DIEI - University of Perugia, Perugia, ITALY 2 Digilab2000 - Foligno (PG)
More informationTHIS work focus on a sector of the hardware to be used
DISSERTATION ON ELECTRICAL AND COMPUTER ENGINEERING 1 Development of a Transponder for the ISTNanoSAT (November 2015) Luís Oliveira luisdeoliveira@tecnico.ulisboa.pt Instituto Superior Técnico Abstract
More informationAn FPGA 1Gbps Wireless Baseband MIMO Transceiver
An FPGA 1Gbps Wireless Baseband MIMO Transceiver Center the Authors Names Here [leave blank for review] Center the Affiliations Here [leave blank for review] Center the City, State, and Country Here (address
More informationADQ214. Datasheet. Features. Introduction. Applications. Software support. ADQ Development Kit. Ordering information
ADQ214 is a dual channel high speed digitizer. The ADQ214 has outstanding dynamic performance from a combination of high bandwidth and high dynamic range, which enables demanding measurements such as RF/IF
More informationA Comparison of Two Computational Technologies for Digital Pulse Compression
A Comparison of Two Computational Technologies for Digital Pulse Compression Presented by Michael J. Bonato Vice President of Engineering Catalina Research Inc. A Paravant Company High Performance Embedded
More informationDesign and FPGA Implementation of an Adaptive Demodulator. Design and FPGA Implementation of an Adaptive Demodulator
Design and FPGA Implementation of an Adaptive Demodulator Sandeep Mukthavaram August 23, 1999 Thesis Defense for the Degree of Master of Science in Electrical Engineering Department of Electrical Engineering
More informationField Programmable Gate Arrays based Design, Implementation and Delay Study of Braun s Multipliers
Journal of Computer Science 7 (12): 1894-1899, 2011 ISSN 1549-3636 2011 Science Publications Field Programmable Gate Arrays based Design, Implementation and Delay Study of Braun s Multipliers Muhammad
More informationSpectral Monitoring/ SigInt
RF Test & Measurement Spectral Monitoring/ SigInt Radio Prototyping Horizontal Technologies LabVIEW RIO for RF (FPGA-based processing) PXI Platform (Chassis, controllers, baseband modules) RF hardware
More informationAudio Sample Rate Conversion in FPGAs
Audio Sample Rate Conversion in FPGAs An efficient implementation of audio algorithms in programmable logic. by Philipp Jacobsohn Field Applications Engineer Synplicity eutschland GmbH philipp@synplicity.com
More informationTU Dresden uses National Instruments Platform for 5G Research
TU Dresden uses National Instruments Platform for 5G Research Wireless consumers insatiable demand for bandwidth has spurred unprecedented levels of investment from public and private sectors to explore
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationA Real-Time Multi-Path Fading Channel Emulator Developed for LTE Testing
A Real-Time Multi-Path Fading Channel Emulator Developed for LTE Testing Elliot Briggs 1, Brian Nutter 1, Dan McLane 2 SDR 11 - WInnComm Washington D.C., November 29 th December 2 nd 1: Texas Tech University,
More informationAN FPGA IMPLEMENTATION OF ALAMOUTI S TRANSMIT DIVERSITY TECHNIQUE
AN FPGA IMPLEMENTATION OF ALAMOUTI S TRANSMIT DIVERSITY TECHNIQUE Chris Dick Xilinx, Inc. 2100 Logic Dr. San Jose, CA 95124 Patrick Murphy, J. Patrick Frantz Rice University - ECE Dept. 6100 Main St. -
More informationSampling. A Simple Technique to Visualize Sampling. Nyquist s Theorem and Sampling
Sampling Nyquist s Theorem and Sampling A Simple Technique to Visualize Sampling Before we look at SDR and its various implementations in embedded systems, we ll review a theorem fundamental to sampled
More informationDesigning with STM32F3x
Designing with STM32F3x Course Description Designing with STM32F3x is a 3 days ST official course. The course provides all necessary theoretical and practical know-how for start developing platforms based
More informationSoftware Implementation and Analysis of a Differentially Encoded DPSK Physical Layer Wireless Communication System on an SDR Baseband Processor
Software Implementation and Analysis of a Differentially Encoded DPSK Physical Layer Wireless Communication System on an SDR Baseband Processor Babak D. Beheshti School of Engineering and Technology, New
More informationDTP4700 Next Generation Software Defined Radio Platform
DTP4700 Next Generation Software Defined Radio Platform Spectra DTP4700 is a wideband, high-performance baseband and RF Software Defined Radio (SDR) development and test platform. Spectra DTP4700 supports
More informationEvolution of DSP Processors. Kartik Kariya EE, IIT Bombay
Evolution of DSP Processors Kartik Kariya EE, IIT Bombay Agenda Expected features of DSPs Brief overview of early DSPs Multi-issue DSPs Case Study: VLIW based Processor (SPXK5) for Mobile Applications
More informationWideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA
Wideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA By Raajit Lall, Abhishek Rao, Sandeep Hari, and Vinay Kumar Spectral measurements for some of the Multiple
More informationVol. 4, No. 4 April 2013 ISSN Journal of Emerging Trends in Computing and Information Sciences CIS Journal. All rights reserved.
FPGA Implementation Platform for MIMO- Based on UART 1 Sherif Moussa,, 2 Ahmed M.Abdel Razik, 3 Adel Omar Dahmane, 4 Habib Hamam 1,3 Elec and Comp. Eng. Department, Université du Québec à Trois-Rivières,
More informationGPU-accelerated SDR Implementation of Multi-User Detector for Satellite Return Links
DLR.de Chart 1 GPU-accelerated SDR Implementation of Multi-User Detector for Satellite Return Links Chen Tang chen.tang@dlr.de Institute of Communication and Navigation German Aerospace Center DLR.de Chart
More informationIMPLEMENTATION OF SOFTWARE-BASED 2X2 MIMO LTE BASE STATION SYSTEM USING GPU
IMPLEMENTATION OF SOFTWARE-BASED 2X2 MIMO LTE BASE STATION SYSTEM USING GPU Seunghak Lee (HY-SDR Research Center, Hanyang Univ., Seoul, South Korea; invincible@dsplab.hanyang.ac.kr); Chiyoung Ahn (HY-SDR
More informationFPGA based Uniform Channelizer Implementation
FPGA based Uniform Channelizer Implementation By Fangzhou Wu A thesis presented to the National University of Ireland in partial fulfilment of the requirements for the degree of Master of Engineering Science
More informationFPGA-based Prototyping of IEEE a Baseband Processor
SERBIAN JOURNAL OF ELECTRICAL ENGINEERING Vol. 1, No. 3, November 00, 15-136 FPGA-based Prototyping of IEEE 80.11a Baseband Processor Dejan M. Dramicanin 1, Dejan Rakic 1, Slobodan Denic 1, Veljko Vlahovic
More information10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs
10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs IEEE802.3 10 Mb/s Single Twisted Pair Ethernet Study Group 9/8/2016 1 Overview Signal Coding Analog
More information2002 IEEE International Solid-State Circuits Conference 2002 IEEE
Outline 802.11a Overview Medium Access Control Design Baseband Transmitter Design Baseband Receiver Design Chip Details What is 802.11a? IEEE standard approved in September, 1999 12 20MHz channels at 5.15-5.35
More informationPLC2 FPGA Days Software Defined Radio
PLC2 FPGA Days 2011 - Software Defined Radio 17 May 2011 Welcome to this presentation of Software Defined Radio as seen from the FPGA engineer s perspective! As FPGA designers, we find SDR a very exciting
More informationMulti-Channel FIR Filters
Chapter 7 Multi-Channel FIR Filters This chapter illustrates the use of the advanced Virtex -4 DSP features when implementing a widely used DSP function known as multi-channel FIR filtering. Multi-channel
More informationOn Built-In Self-Test for Adders
On Built-In Self-Test for s Mary D. Pulukuri and Charles E. Stroud Dept. of Electrical and Computer Engineering, Auburn University, Alabama Abstract - We evaluate some previously proposed test approaches
More informationDVB-S Demodulator IP Core Specifcatoon
DVB-S Demodulator IP Core Specifcatoon DVB-S Demodulator IP Core Release Ionformatoon Features Deliverables IP Core Structure DVB-S Demodulator IP Core Release Ionformatoon Name Version 1.2 DVB-S Demodulator
More informationREAL TIME DIGITAL SIGNAL PROCESSING. Introduction
REAL TIME DIGITAL SIGNAL Introduction Why Digital? A brief comparison with analog. PROCESSING Seminario de Electrónica: Sistemas Embebidos Advantages The BIG picture Flexibility. Easily modifiable and
More informationBlock Diagram. i_in. q_in (optional) clk. 0 < seed < use both ports i_in and q_in
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core -bit signed input samples gain seed 32 dithering use_complex Accepts either complex (I/Q) or real input samples Programmable
More informationSoftware Radio: An Enabling Technology for Mobile Communications
Software Radio: An Enabling Technology for Mobile Communications Carles Vilella, Joan L. Pijoan Dep. Communications and Signal Theory La Salle Engineering and Architecture Ramon Llull University Barcelona,
More informationDigital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski
Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski Introduction: The CEBAF upgrade Low Level Radio Frequency (LLRF) control
More informationA GENERAL SYSTEM DESIGN & IMPLEMENTATION OF SOFTWARE DEFINED RADIO SYSTEM
A GENERAL SYSTEM DESIGN & IMPLEMENTATION OF SOFTWARE DEFINED RADIO SYSTEM 1 J. H.VARDE, 2 N.B.GOHIL, 3 J.H.SHAH 1 Electronics & Communication Department, Gujarat Technological University, Ahmadabad, India
More information4 FSK Demodulators. 4.1 FSK Demodulation Zero-crossing Detector. FSK Demodulator Architectures Page 23
FSK Demodulator Architectures Page 23 4 FSK Demodulators T he previous chapter dealt with the theoretical aspect of Frequency Shift Keying demodulation. The conclusion from this analysis was that coherent
More informationCommsonic. Universal QAM/PSK Modulator CMS0004. Contact information. Continuous or burst-mode operation.
Universal QAM/PSK Modulator CMS0004 Continuous or burst-mode operation. Symbol mapping for QAM orders from 2 (BPSK) to 256 (256-QAM) including support for cross, circular (MPSK) and offset (staggered)
More informationQAM Receiver Reference Design V 1.0
QAM Receiver Reference Design V 10 Copyright 2011 2012 Xilinx Xilinx Revision date ver author note 9-28-2012 01 Alex Paek, Jim Wu Page 2 Overview The goals of this QAM receiver reference design are: Easily
More informationImplementing Logic with the Embedded Array
Implementing Logic with the Embedded Array in FLEX 10K Devices May 2001, ver. 2.1 Product Information Bulletin 21 Introduction Altera s FLEX 10K devices are the first programmable logic devices (PLDs)
More informationSocware, Pacwoman & Flexible Radio. Peter Nilsson. Program Manager Socware Research & Education
Socware, Pacwoman & Flexible Radio Peter Nilsson Program Manager Socware Research & Education Associate Professor Digital ASIC Group Department of Electroscience Lund University Socware: System-on-Chip
More information4-7-5 Development of a OBP/PKT Communication Terminal
4-7-5 Development of a OBP/PKT Communication Terminal HAMAMOTO Naokazu A developmental trial was carried out of a communication terminal to be used for satellite communication experiments using the signal-processing
More informationREALIZATION OF FPGA BASED Q-FORMAT ARITHMETIC LOGIC UNIT FOR POWER ELECTRONIC CONVERTER APPLICATIONS
17 Chapter 2 REALIZATION OF FPGA BASED Q-FORMAT ARITHMETIC LOGIC UNIT FOR POWER ELECTRONIC CONVERTER APPLICATIONS In this chapter, analysis of FPGA resource utilization using QALU, and is compared with
More informationMIMO in 3G STATUS. MIMO for high speed data in 3G systems. Outline. Information theory for wireless channels
MIMO in G STATUS MIMO for high speed data in G systems Reinaldo Valenzuela Wireless Communications Research Department Bell Laboratories MIMO (multiple antenna technologies) provides higher peak data rates
More informationPower consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA
Power consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA 1 Neenu Joseph, 2 Dr. P Nirmal Kumar 1 Research Scholar, Department of ECE Anna University, Chennai,
More informationImplementation of Space Time Block Codes for Wimax Applications
Implementation of Space Time Block Codes for Wimax Applications M Ravi 1, A Madhusudhan 2 1 M.Tech Student, CVSR College of Engineering Department of Electronics and Communication Engineering Hyderabad,
More informationACIIR IP CORE IIR FILTERS
IP CORE IIR FILTERS BASIC PAETERS Configurable fixed point IIR filters SP processor architecture 2 s complement arithmetic Parametrisable data and coefficient widths Configurable precision and output scale
More informationCommsonic. DVB-C/J.83 Cable Demodulator CMS0022. Contact information
DVB-C/J.83 Cable Demodulator CMS0022 DVB-C EN 300 429 ITU J83 Annexes A/B/C DOCSIS 1.1 / 2.0 IF sub-sampling or I/Q baseband interface. Standard 188-byte MPEG Transport Stream output. Variable ADC width
More informationWireless Networks (PHY): Design for Diversity
Wireless Networks (PHY): Design for Diversity Y. Richard Yang 9/20/2012 Outline Admin and recap Design for diversity 2 Admin Assignment 1 questions Assignment 1 office hours Thursday 3-4 @ AKW 307A 3 Recap:
More informationFPGA Realization of Gaussian Pulse Shaped QPSK Modulator
FPGA Realization of Gaussian Pulse Shaped QPSK Modulator TANANGI SNEHITHA, Mr. AMAN KUMAR Abstract In past few years, a major transition from analog to digital modulation techniques has occurred and it
More informationWPI Precision Personnel Location System: Synchronization of Wireless Transceiver Units
WPI Precision Personnel Location System: Synchronization of Wireless Transceiver Units Vincent Amendolare Electrical and Computer Engineering Worcester Polytechnic Institute Worcester, Massachusetts June
More informationFolded Low Resource HARQ Detector Design and Tradeoff Analysis with Virtex 5 using PlanAhead Tool
Folded Low Resource HARQ Detector Design and Tradeoff Analysis with Virtex 5 using PlanAhead Tool # S.Syed Ameer Abbas #1, S.J.Thiruvengadam *2, S.Susithra #3 Dept. of Electronics and Communication Engineering,
More informationInitial Synchronization
Wireless Information Transmission System Lab. Initial Synchronization Institute of Communications Engineering National Sun Yat-sen University Contents Introduction and Over-sampling Downlink Synchronization
More informationETSI SMG#24 TDoc SMG 903 / 97. December 15-19, 1997 Source: SMG2. Concept Group Alpha - Wideband Direct-Sequence CDMA: System Description Summary
ETSI SMG#24 TDoc SMG 903 / 97 Madrid, Spain Agenda item 4.1: UTRA December 15-19, 1997 Source: SMG2 Concept Group Alpha - Wideband Direct-Sequence CDMA: System Description Summary Concept Group Alpha -
More informationSDR Platforms for Research on Programmable Wireless Networks
SDR Platforms for Research on Programmable Wireless Networks John Chapin jchapin@vanu.com Presentation to NSF NeTS Informational Meeting 2/5/2004 Outline SDR components / terminology Example SDR systems
More informationPre-distortion. General Principles & Implementation in Xilinx FPGAs
Pre-distortion General Principles & Implementation in Xilinx FPGAs Issues in Transmitter Design 3G systems place much greater requirements on linearity and efficiency of RF transmission stage Linearity
More informationFROM SIMULATION TO DEMONSTRATION A SDR-BASED MULTI-MODE TESTBED
FROM SIMULATION TO DEMONSTRATION A SDR-BASED MULTI-MODE TESTBED Lin HUANG; Kan ZHENG; Guillaume DECARREAU (Orange Lab, Beijing, China; {lin.huang, kan.zheng, guillaume.decarreau}@orange-ftgroup.com) Hanwen
More informationON SYMBOL TIMING RECOVERY IN ALL-DIGITAL RECEIVERS
ON SYMBOL TIMING RECOVERY IN ALL-DIGITAL RECEIVERS 1 Ali A. Ghrayeb New Mexico State University, Box 30001, Dept 3-O, Las Cruces, NM, 88003 (e-mail: aghrayeb@nmsu.edu) ABSTRACT Sandia National Laboratories
More information<3rd generation CDMA wireless systems>
Page 1 Overview What is 3G? A brief overview of IS95 Key design choices for CDMA 3G systems. Bandwidth Modulation Coding Power Control
More informationFixed-Point Aspects of MIMO OFDM Detection on SDR Platforms
Fixed-Point Aspects of MIMO OFDM Detection on SDR Platforms Daniel Guenther Chair ISS Integrierte Systeme der Signalverarbeitung June 27th 2012 Institute for Communication Technologies and Embedded Systems
More informationChanging of the guard: after more than 10 years, a new GSM reference system
MOBILE RADIO GSM Protocol Analyzer CRTU-G Changing of the guard: after more than 10 years, a new GSM reference system For more than 10 years Rohde & Schwarz has been successful in the market with the reference
More informationUsing a COTS SDR as a 5G Development Platform
February 13, 2019 Bob Muro, Pentek Inc. Using a COTS SDR as a 5G Development Platform This article is intended to familiarize radio engineers with the use of a multi-purpose commercial off-the-shelf (COTS)
More informationWhat s Behind 5G Wireless Communications?
What s Behind 5G Wireless Communications? Marc Barberis 2015 The MathWorks, Inc. 1 Agenda 5G goals and requirements Modeling and simulating key 5G technologies Release 15: Enhanced Mobile Broadband IoT
More informationA Modular Approach to the Design of the Soft Output Viterbi Algorithm (SOVA) Decoder
A Modular Approach to the Design of the Soft Output Viterbi Algorithm (SOVA) Decoder Jacques Martinet and Paul Fortier Département de génie électrique et de génie informatique Université Laval, Sainte-Foy
More informationAdvanced MIMO Systems for Maximum Reliability and Performance
DAAD Workshop on Embedded System Design Skopje, October 2009 for Maximum Reliability and Performance Zoran Stamenković IHP, Frankfurt (Oder) Germany Problem Definition MIMO techniques in wireless networks
More informationA Flexible FS-FBMC Receiver for Dynamic Access in the TVWS
A Flexible FS-FBMC Receiver for Dynamic Access in the TVWS Vincent Berg, Jean-Baptiste Doré and Dominique Noguet CEA-LETI, Minatec Grenoble, France e-mail: vincent.berg@cea.fr, jean-baptiste.dore@cea.fr,
More informationCOM-1518SOFT HIGH-SPEED DIRECT-SEQUENCE SPREAD- SPECTRUM DEMODULATOR VHDL SOURCE CODE / IP CORE
COM-1518SOFT HIGH-SPEED DIRECT-SEQUENCE SPREAD- SPECTRUM DEMODULATOR VHDL SOURCE CODE / IP CORE Overview The COM-1518SOFT is a digital direct-sequence spread-spectrum demodulator written in VHDL, for intermediate
More informationRPG XFFTS. extended bandwidth Fast Fourier Transform Spectrometer. Technical Specification
RPG XFFTS extended bandwidth Fast Fourier Transform Spectrometer Technical Specification 19 XFFTS crate equiped with eight XFFTS boards and one XFFTS controller Fast Fourier Transform Spectrometer The
More informationEmbedded System Hardware - Reconfigurable Hardware -
2 Embedded System Hardware - Reconfigurable Hardware - Peter Marwedel Informatik 2 TU Dortmund Germany GOPs/J Courtesy: Philips Hugo De Man, IMEC, 27 Energy Efficiency of FPGAs 2, 28-2- Reconfigurable
More informationSOQPSK Software Defined Radio
SOQPSK Software Defined Radio Item Type text; Proceedings Authors Nash, Christopher; Hogstrom, Christopher Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationDATE: June 14, 2007 TO: FROM: SUBJECT:
DATE: June 14, 2007 TO: FROM: SUBJECT: Pierre Collinet Chinmoy Gavini A proposal for quantifying tradeoffs in the Physical Layer s modulation methods of the IEEE 802.15.4 protocol through simulation INTRODUCTION
More informationMethod We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students
Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students FIG-2 Winter/Summer Training Level 1 (Basic & Mandatory) & Level 1.1 continues. Winter/Summer Training
More informationTMS320F241 DSP Boards for Power-electronics Applications
TMS320F241 DSP Boards for Power-electronics Applications Kittiphan Techakittiroj, Narong Aphiratsakun, Wuttikorn Threevithayanon and Soemoe Nyun Faculty of Engineering, Assumption University Bangkok, Thailand
More informationIMPLEMENTATION OF QALU BASED SPWM CONTROLLER THROUGH FPGA. This Chapter presents an implementation of area efficient SPWM
3 Chapter 3 IMPLEMENTATION OF QALU BASED SPWM CONTROLLER THROUGH FPGA 3.1. Introduction This Chapter presents an implementation of area efficient SPWM control through single FPGA using Q-Format. The SPWM
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C5 - Special A/D converters» Logarithmic conversion» Approximation, A and µ laws» Differential converters» Oversampling, noise shaping Logarithmic
More informationImplementation of a Block Interleaver Structure for use in Wireless Channels
Implementation of a Block Interleaver Structure for use in Wireless Channels BARNALI DAS, MANASH P. SARMA and KANDARPA KUMAR SARMA Gauhati University, Deptt. of Electronics and Communication Engineering,
More informationImplementing DDC with the HERON-FPGA Family
HUNT ENGINEERING Chestnut Court, Burton Row, Brent Knoll, Somerset, TA9 4BP, UK Tel: (+44) (0)1278 760188, Fax: (+44) (0)1278 760199, Email: sales@hunteng.demon.co.uk URL: http://www.hunteng.co.uk Implementing
More informationCDMA Principle and Measurement
CDMA Principle and Measurement Concepts of CDMA CDMA Key Technologies CDMA Air Interface CDMA Measurement Basic Agilent Restricted Page 1 Cellular Access Methods Power Time Power Time FDMA Frequency Power
More informationHigh Speed & High Frequency based Digital Up/Down Converter for WCDMA System
High Speed & High Frequency based Digital Up/Down Converter for WCDMA System Arun Raj S.R Department of Electronics & Communication Engineering University B.D.T College of Engineering Davangere-Karnataka,
More informationA LOW-COST SOFTWARE-DEFINED TELEMETRY RECEIVER
A LOW-COST SOFTWARE-DEFINED TELEMETRY RECEIVER Michael Don U.S. Army Research Laboratory Aberdeen Proving Grounds, MD ABSTRACT The Army Research Laboratories has developed a PCM/FM telemetry receiver using
More informationPartial Reconfigurable Implementation of IEEE802.11g OFDM
Indian Journal of Science and Technology, Vol 7(4S), 63 70, April 2014 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Partial Reconfigurable Implementation of IEEE802.11g OFDM S. Sivanantham 1*, R.
More informationREVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND.
December 3-6, 2018 Santa Clara Convention Center CA, USA REVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND. https://tmt.knect365.com/risc-v-summit @risc_v ACCELERATING INFERENCING ON THE EDGE WITH RISC-V
More informationAppendix B. Design Implementation Description For The Digital Frequency Demodulator
Appendix B Design Implementation Description For The Digital Frequency Demodulator The DFD design implementation is divided into four sections: 1. Analog front end to signal condition and digitize the
More information