Analog and Telecommunication Electronics
|
|
- Josephine McDowell
- 6 years ago
- Views:
Transcription
1 Politecnico di Torino - ICT School Analog and Telecommunication Electronics C1 - PLL linear analysis» PLL basics» Application examples» Linear analysis» Phase error 08/04/ ATLCE - C DDC
2 Lesson C1: PLL linear analysis PLL basics How the PLL works Application examples Block diagram of the PLL PLL linear model PLL transfer function Parameters and transfer function Loop filter (RC, RRC, active, charge pump) Loop gain Phase error, transient and steady state References: 3.2, /04/ ATLCE - C DDC
3 Phase Lock Loops PLL working principle (lesson B1) Block diagram, phase error, parameters, capture/lock range PLL circuits (lesson B2) Analysis of PLLs (lesson B3 and B4) Applications (lessons B5, B6, B7) AM, FM, FSK, PSK demodulators Integer and fractional synthesizer, DDS data recovery and clock synchronization Lab 1: VCO, digital applications Lab 2: tone decoder, analog applications 08/04/ ATLCE - C DDC
4 Lesson B1: PLL linear analysis PLLs: where? PLL basics How the PLL works Application examples Block diagram of the PLL PLL transfer function Parameters and transfer function Loop filter Loop gain Phase error, transient and steady state References: 3.2, /04/ ATLCE - C DDC
5 PLL: where? Several PLLs are used in a radio system (cell phone) A: local oscillator for TX frequency translation B: local oscillator for RX frequency translation C: I/Q reference signal for RX D: I/Q reference signals for TX E: clock multipliers and data synchronizer 08/04/ ATLCE - C DDC
6 PLLs in the TX-RX system Syntetisers Generate reference signals Synchronizers and clock multipliers. 08/04/ ATLCE - C DDC
7 A real equipment B C D E A 08/04/ ATLCE - C DDC
8 Inside a P-RX All local oscillator signals generated from a unique reference by a PLL synthesizer 08/04/ ATLCE - C DDC
9 PLL applications Generate signals (phase) locked to a reference AM and FM coherent demodulators TV synchronization Frequency synthesizers Resynchronization Clock/Data recovery and separation (CDR) Bandpass filter with tunable parameters Center frequency Bandwidth and Q 08/04/ ATLCE - C DDC
10 Lesson B1 : PLL linear analysis PLLs: where? PLL basics How the PLL works Application examples Block diagram of the PLL PLL transfer function Parameters and transfer function Loop filter Loop gain Phase error, transient and steady state 08/04/ ATLCE - C DDC
11 Phase synchronization Angular frequency ω is the derivative of phase θ. Same frequency constant phase difference θe All oscillators exhibit tolerance and drift example 1 Separate oscillators cannot provide the same frequency example 2 PLL: generate a signal locked to a reference Constant θe same frequency 08/04/ ATLCE - C DDC
12 Phase Lock Loop block diagram Vi: input signal Vi(t) = Vi sin(ω i t+ θ i ) PD: Phase Demodulator V I PD V D F: loop filter VCO: Voltage Controlled Oscillator V O VCO F V C Vo: output signal (from VCO) Vo(t) = Vo cos(ω o t+ θ o ) 08/04/ ATLCE - C DDC
13 PLL parameters θe = θi -θo Vd = F(θe) Linear model: Vd = Kd θe PD gain: Kd Vc = Vd F(s) DC filter gain: F(0) Passive: linear, active: limited range Δω = G(Vc) Linear model: Δω o = Ko Vc VCO gain: Ko If Vc = Vco ω o = ω or (not always Vco = 0) Loop gain : DC loop gain: Kd Ko F(s) Kd Ko F(0) 08/04/ ATLCE - C DDC
14 Linearity: where? Any real circuit has a limited linearity range The above relations assume linearity in: Phase detector: Vd = Kd θe Some PD have intrinsic nonlinear transfer function VCO gain: Δω = Ko Vc Most VCO have nonlinear ω(vc) Loop filter: F(s) Passive; saturation if active 08/04/ ATLCE - C DDC
15 Lesson B1: PLL linear analysis PLLs: where? PLL basics How the PLL works Application examples Block diagram of the PLL PLL transfer function Parameters and transfer function Loop filter Loop gain Phase error, transient and steady state 08/04/ ATLCE - C DDC
16 PLL transfer function - 1 A PLL handles phases Angular frequency ω = derivative of phase θ Using L-transform 08/04/ ATLCE - C DDC
17 PLL transfer function - 2 Phase detector: Loop filter: VCO: Overall fdt: 08/04/ ATLCE - C DDC
18 PLL transfer function - 3 Loop equation PLL transfer function: = 08/04/ ATLCE - C DDC
19 Lock behavior The PLL senses and handles the phase The lock condition means ω o = ω i Starting state: ω o = ω i» With constant input frequency the phase difference, and therefore Vd do not change As ω i, changes, also θe and Vd are modified» The changes in Vd, filtered through F(s), shift the VCO» As long as ω o ω i, θe and Vd change continuously The only steady state condition is ω o =ω i (constant θe) This is the lock keeping mechanism 08/04/ ATLCE - C DDC
20 Phase error The phase error is defined as: e = i - o θ o = θ i H(s); θ e = θ i (1 - H(s)) Same denominator as H(s) Same parameters for time & frequency responses: for II-order damping e resonant frequency n 08/04/ ATLCE - C DDC
21 PLL math summary v i = V i sen (ω i t+ θ i ); v o = V o cos (ω o t+ θ o ) H(s) = θ o (s)/θ i (s) θ e = θ i θ o = θ i (1 - H(s)) Vd = Kd θe Vc = Vd F(s) ω or = ω o for Vc = Vco Δω = Ko Vc Loop gain DC loop gain PD gain: Kd DC filter gain: F(0) VCO gain: Ko G L (s) = Kd Ko F(s) G L (0) = Kd Ko F(0) 08/04/ ATLCE - C DDC
22 Choices for the loop filter F(s) Direct wire RC cell (lowpass) R-R-C cell V I PD V D II order cell Finite-gain amplifier F Infinite-gain amplifier V O VCO V C Charge pump circuits 08/04/ ATLCE - C DDC
23 Direct wire F(s) = 1 Vc = Vd F(s) order 0; PLL H(s) order 1 Only a first example, no real application! 08/04/ ATLCE - C DDC
24 H(s) order 1 frequency response H(s) = 1, o = i H(s) < 1, o i 08/04/ ATLCE - C DDC
25 RC cell filter F(s) order 1 H(s) order 2 Widely used simple filter 08/04/ ATLCE - C DDC
26 H(s) in a PLL with RC filter Response depends on n,, H(0) parameters Three parameters Two degrees of freedom: Ko*Kd, R*C Not possible to get independent n,, H(0) 08/04/ ATLCE - C DDC
27 R-RC filter F(s) order 1 H(s) order 2 Three degrees of freedom Independent control of n,, H(0) Most used filter 08/04/ ATLCE - C DDC
28 Filter with gain Needs active element Example: Op.Amp. amplifier Frequency response F(s) order 1 H(s) order 2, with 2 parameters (R2/R1, R2*C) 08/04/ ATLCE - C DDC
29 PLL order PLL order H(s) order H(s) order = F(s) order + 1 H(s) order 1 H(s) order 2 All cases parameter o parameters o and DC gain (F(0)) 08/04/ ATLCE - C DDC
30 Infinite gain In steady state Vc = Vd F(0) To change ωo, Vc and θe - must change The ratio between phase error θe and control signal Vc depends from Kd and F(0) Infinite gain (F(0) ), Vc 0 even for Vd = 0. For an infinite-gain locked PLL, the phase error e = 0 Two ways to get infinite gain High gain amplifier Charge pump 08/04/ ATLCE - C DDC
31 Infinite gain with amplifier Active integrator, based on Op Amp DC gain = open loop Op Amp gain 08/04/ ATLCE - C DDC
32 Charge pump circuit A closes on Vi edge, opens on Vo edge B closes on Vo edge, opens on Vi edge C charged or discharged through A or B Vc steady if Phase error = 0 (edges at same time) Infinite gain 08/04/ ATLCE - C DDC
33 Infinite gain with charge pump Ideal integrator built with C + SW Similar behavior to open loop Op. Amp. Can be seen as a chopped Op Amp No need for amplifier Used with CMOS circuit needs high input impedance VCO 08/04/ ATLCE - C DDC
34 Lesson B1: PLL linear analysis PLLs: where? PLL basics How the PLL works Application examples Block diagram of the PLL PLL transfer function Parameters and transfer function Loop filter Loop gain Phase error, transient and steady state 08/04/ ATLCE - C DDC
35 Steady state phase error - 1 Defined as Computed as 08/04/ ATLCE - C DDC
36 Steady state phase error - 2 Depends from: Input signal i DC loop gain: Ko Kd F(0) 08/04/ ATLCE - C DDC
37 Phase error analysis Phase error depends from Signals Loop tytpe and parameters Signal: Phase step Frequency step, phase ramp Frequency ramp, parabolic phase Loop parameters loop filter F(s) Finite DC gain Infinite DC gain 08/04/ ATLCE - C DDC
38 Input signal: phase step No need to change the VCO frequency Steady state error with finite loop gain Always zero Steady state error with infinite loop gain Always zero PSK, phase modulations 08/04/ ATLCE - C DDC
39 Input signal: linear phase ramp The VCO frequency must be modified Steady state error with finite loop gain Constant Steady state error with infinite loop gain Always zero FSK, doppler with fixed relative speed 08/04/ ATLCE - C DDC
40 Input signal: quadratic phase ramp The VCO frequency must be modified Steady state error with finite loop gain Unbounded Steady state error with infinite loop gain Constant FSK, doppler with fixed acceleration 08/04/ ATLCE - C DDC
41 Summary for steady state phase error Input signal 08/04/ ATLCE - C DDC
42 Lesson B1 tests Mention some applications of PLLs. Draw the block diagram of a PLL. How are defined the parameters Kd, Ko, F(0)? Define the PLL transfer function H(s). Which is the relation between F(s) and H(s)? List the approximations of the PLL linear model. How to compute the steady state phase error? Evaluate θer value for linear phase ramp input to a PLL using phase detectors with finite/infinite gain Kd 08/04/ ATLCE - C DDC
Analog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics C5 - Synchronous demodulation» AM and FM demodulation» Coherent demodulation» Tone decoders AY 2015-16 19/03/2016-1
More informationLecture 11. Phase Locked Loop (PLL): Appendix C. EE4900/EE6720 Digital Communications
EE4900/EE6720: Digital Communications 1 Lecture 11 Phase Locked Loop (PLL): Appendix C Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video, text, data, ) Transducer
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics E1 - Filters type and design» Filter taxonomy and parameters» Design flow and tools» FilterCAD example» Basic II order cells
More informationUNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering
UNIVERSITY OF NORTH CAROLINA AT CHARLOTTE Department of Electrical and Computer Engineering EXPERIMENT 7 PHASE LOCKED LOOPS OBJECTIVES The purpose of this lab is to familiarize students with the operation
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics E1 - Filters type and design» Filter taxonomy and parameters» Design flow and tools» FilterCAD example» Basic II order cells
More informationPHASELOCK TECHNIQUES INTERSCIENCE. Third Edition. FLOYD M. GARDNER Consulting Engineer Palo Alto, California A JOHN WILEY & SONS, INC.
PHASELOCK TECHNIQUES Third Edition FLOYD M. GARDNER Consulting Engineer Palo Alto, California INTERSCIENCE A JOHN WILEY & SONS, INC., PUBLICATION CONTENTS PREFACE NOTATION xvii xix 1 INTRODUCTION 1 1.1
More informationSOFTWARE DEFINED RADIO
SOFTWARE DEFINED RADIO USR SDR WORKSHOP, SEPTEMBER 2017 PROF. MARCELO SEGURA SESSION 3: PHASE AND FREQUENCY SYNCHRONIZATION 1 TUNNING Tuning, consist on selecting the right value for the LO and the appropriated
More informationINF4420 Phase locked loops
INF4420 Phase locked loops Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline "Linear" PLLs Linear analysis (phase domain) Charge pump PLLs Delay locked loops (DLLs) Applications Introduction
More informationPhase-Locked Loops. Roland E. Best. Me Graw Hill. Sixth Edition. Design, Simulation, and Applications
Phase-Locked Loops Design, Simulation, and Applications Roland E. Best Sixth Edition Me Graw Hill New York Chicago San Francisco Lisbon London Madrid Mexico City Milan New Delhi San Juan Seoul Singapore
More informationIntegrated Circuit Design for High-Speed Frequency Synthesis
Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency
More informationAnalog & Telecommunication Electronics
Test 1 In this amplifier C1, C2 and C3 have negligible impedance at the operating frequency. R1 = 18k R2 =??? Re = 10 k Rc = 8,2 k RL = 22 k Val = 15 V hfe > 400 Vbe = 0,6 V; Vcesat = 0,2 V Vi C1 R1 C2
More informationHigh-speed Serial Interface
High-speed Serial Interface Lect. 9 PLL (Introduction) 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Clock Clock: Timing
More informationTelecommunication Electronics
Test 1 In this amplifier C1, C2 and C3 have negligible impedance at the operating frequency. R1 = 82k R2 = 27k RL = 22 k Re =?? Rc =?? Val = 15 V hfe > 500 Vi C1 R1 R2 I1 Rc Re Ve C3 C2 RL V AL Vu a) Find
More informationTelecommunication Electronics
Test 1 In the circuit shown in the diagram C1, C2 and C3 have negligible impedance at the operating frequency R1 = 120kΩ R2 = 220kΩ Rc = 6,8kΩ Val = 15 V hfe > 500 Vi C1 R1 R2 I1 Rc Ve Re1 Re2 C3 C2 V
More informationThis chapter discusses the design issues related to the CDR architectures. The
Chapter 2 Clock and Data Recovery Architectures 2.1 Principle of Operation This chapter discusses the design issues related to the CDR architectures. The bang-bang CDR architectures have recently found
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics B5 - Multipliers/mixer circuits» Error taxonomy» Basic multiplier circuits» Gilbert cell» Bridge MOS and diode circuits» Balanced
More informationThe steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation
It should be noted that the frequency of oscillation ω o is determined by the phase characteristics of the feedback loop. the loop oscillates at the frequency for which the phase is zero The steeper the
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics F3 - Actuator driving» Driving BJT switches» Driving MOS-FET» SOA and protection» Smart switches 29/06/2011-1 ATLCE - F3-2011
More informationf o Fig ECE 6440 Frequency Synthesizers P.E. Allen Frequency Magnitude Spectral impurity Frequency Fig010-03
Lecture 010 Introduction to Synthesizers (5/5/03) Page 010-1 LECTURE 010 INTRODUCTION TO FREQUENCY SYNTHESIZERS (References: [1,5,9,10]) What is a Synthesizer? A frequency synthesizer is the means by which
More informationAnalog and Telecommunication Electronics
Politecnico di Torino ICT School Analog and Telecommunication Electronics A0 Course Introduction» Goals and contents» Course organization» Learning material» Reference system 15/03/2011-1 ATLCE - A0-2010
More informationPhase-Locked Loop Engineering Handbook for Integrated Circuits
Phase-Locked Loop Engineering Handbook for Integrated Circuits Stanley Goldman ARTECH H O U S E BOSTON LONDON artechhouse.com Preface Acknowledgments xiii xxi CHAPTER 1 Cetting Started with PLLs 1 1.1
More informationCarrier Phase Recovery. EE3723 : Digital Communications. Synchronization. Carrier Phase Recovery. Carrier Phase Synchronization Techniques.
EE3723 : Digital Communications Carrier Phase Recovery Week 10: Synchronization (Frequency, Phase, Symbol and Frame Synchronization) Carrier and Phase Recovery Phase-Locked Loop 20-May-15 Muhammad Ali
More informationOutline. Communications Engineering 1
Outline Introduction Signal, random variable, random process and spectra Analog modulation Analog to digital conversion Digital transmission through baseband channels Signal space representation Optimal
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 010 Lecture 7: PLL Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report
More informationPLL APPLICATIONS. 1 Introduction 1. 3 CW Carrier Recovery 2
PLL APPLICATIONS Contents 1 Introduction 1 2 Tracking Band-Pass Filter for Angle Modulated Signals 2 3 CW Carrier Recovery 2 4 PLL Frequency Divider and Multiplier 3 5 PLL Amplifier for Angle Modulated
More informationModulations Analog Modulations Amplitude modulation (AM) Linear modulation Frequency modulation (FM) Phase modulation (PM) cos Angle modulation FM PM Digital Modulations ASK FSK PSK MSK MFSK QAM PAM Etc.
More informationPLL simulation. Prepared by: Qian Wang Spinlab,Worcester Polytechnic Institute. Version 1.0
PLL simulation Prepared by: Qian Wang willwq@wpi.edu Spinlab,Worcester Polytechnic Institute Version. October, 6 Abstract This is a report for Phase-Locked Loop simulation. Contents Introduction. System
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationSynchronization. EE442 Lecture 17. All digital receivers must be synchronized to the incoming signal s(t).
Synchronization EE442 Lecture 17 All digital receivers must be synchronized to the incoming signal s(t). This means we must have a way to perform (1) Bit or symbol synchronization (2) Frame synchronization
More informationTLCE - A3 08/09/ /09/ TLCE - A DDC. IF channel Zc. - Low noise, wide dynamic Ie Vo 08/09/ TLCE - A DDC
Politecnico di Torino ICT School Telecommunication Electronics A3 Amplifiers nonlinearity» Reference circuit» Nonlinear models» Effects of nonlinearity» Applications of nonlinearity Large signal amplifiers
More informationTHE UNIVERSITY OF NAIROBI
THE UNIVERSITY OF NAIROBI ELECTRICAL AND INFORMATION ENGINEERING DEPARTMENT FINAL YEAR PROJECT. PROJECT NO. 085. TITLE: A PHASE-LOCKED LOOP FREQUENCY SYNTHESIZER BY: TUNDULI W. MICHAEL F17/2143/2004. SUPERVISOR:
More informationNon-linear circuits and sensors
ELEC3106, Electronics Non-linear circuits and sensors 1 ELEC3106 Electronics: lecture 10 summary Non-linear circuits and sensors Torsten Lehmann School of Electrical Engineering and Telecommunication The
More informationSpeed Control of DC Motor Using Phase-Locked Loop
Speed Control of DC Motor Using Phase-Locked Loop Authors Shaunak Vyas Darshit Shah Affiliations B.Tech. Electrical, Nirma University, Ahmedabad E-mail shaunak_vyas1@yahoo.co.in darshit_shah1@yahoo.co.in
More informationDMI COLLEGE OF ENGINEERING
DMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING EC8453 - LINEAR INTEGRATED CIRCUITS Question Bank (II-ECE) UNIT I BASICS OF OPERATIONAL AMPLIFIERS PART A 1.Mention the
More informationExperiment 7: Frequency Modulation and Phase Locked Loops
Experiment 7: Frequency Modulation and Phase Locked Loops Frequency Modulation Background Normally, we consider a voltage wave form with a fixed frequency of the form v(t) = V sin( ct + ), (1) where c
More informationChapter 14 FSK Demodulator
Chapter 14 FSK Demodulator 14-1 : Curriculum Objectives 1. To understand the operation theory of FSK demodulator. 2. To implement the FSK detector circuit by using PLL. 3. To understand the operation theory
More informationModulation is the process of impressing a low-frequency information signal (baseband signal) onto a higher frequency carrier signal
Modulation is the process of impressing a low-frequency information signal (baseband signal) onto a higher frequency carrier signal Modulation is a process of mixing a signal with a sinusoid to produce
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationA 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS
A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS Diary R. Sulaiman e-mail: diariy@gmail.com Salahaddin University, Engineering College, Electrical Engineering Department Erbil, Iraq Key
More informationINTEGRATED CIRCUITS. AN177 An overview of the phase-locked loop (PLL) 1988 Dec
INTEGRATED CIRCUITS An overview of the phase-locked loop (PLL) 1988 Dec Portions of this Phase-Locked Loop section were edited by Dr. J. A. Connelly INTRODUCTION The basic phase-locked loop (PLL) concept
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics D5 - Special A/D converters» Differential converters» Oversampling, noise shaping» Logarithmic conversion» Approximation, A and
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics G3 - Switching regulators» PWM regulators» Buck,» Boost,» Buck-boost» Flyback 30/05/2012-1 ATLCE - G3-2011 DDC Lesson G3: Switching
More informationThis article presents a review of PLL transfer functions with attention to the conditions required for steady-state stability
Phase Lock Loop Stability Analysis This article presents a review of PLL transfer functions with attention to the conditions required for steadystate stability By Arun Mansukhani Motorola, Inc. P hase
More informationEE 460L University of Nevada, Las Vegas ECE Department
EE 460L PREPARATION 1- ASK Amplitude shift keying - ASK - in the context of digital communications is a modulation process which imparts to a sinusoid two or more discrete amplitude levels. These are related
More informationLecture 6. Angle Modulation and Demodulation
Lecture 6 and Demodulation Agenda Introduction to and Demodulation Frequency and Phase Modulation Angle Demodulation FM Applications Introduction The other two parameters (frequency and phase) of the carrier
More informationDirect Digital Synthesis Primer
Direct Digital Synthesis Primer Ken Gentile, Systems Engineer ken.gentile@analog.com David Brandon, Applications Engineer David.Brandon@analog.com Ted Harris, Applications Engineer Ted.Harris@analog.com
More informationFSK DEMODULATOR / TONE DECODER
FSK DEMODULATOR / TONE DECODER GENERAL DESCRIPTION The is a monolithic phase-locked loop (PLL) system especially designed for data communications. It is particularly well suited for FSK modem applications,
More informationEE 400L Communications. Laboratory Exercise #7 Digital Modulation
EE 400L Communications Laboratory Exercise #7 Digital Modulation Department of Electrical and Computer Engineering University of Nevada, at Las Vegas PREPARATION 1- ASK Amplitude shift keying - ASK - in
More informationISSN:
507 CMOS Digital-Phase-Locked-Loop for 1 Gbit/s Clock Recovery Circuit KULDEEP THINGBAIJAM 1, CHIRAG SHARMA 2 1 Department of E&CE, Nitte Meenaskhi Institute of Technology, Yelahanka, Bangalore-560064,
More informationFilter Design, Active Filters & Review. EGR 220, Chapter 14.7, December 14, 2017
Filter Design, Active Filters & Review EGR 220, Chapter 14.7, 14.11 December 14, 2017 Overview ² Passive filters (no op amps) ² Design examples ² Active filters (use op amps) ² Course review 2 Example:
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics B1 - Radio systems architecture» Basic radio systems» Image rejection» Digital and SW radio» Functional units 19/03/2012-1 ATLCE
More informationUNIT III ANALOG MULTIPLIER AND PLL
UNIT III ANALOG MULTIPLIER AND PLL PART A (2 MARKS) 1. What are the advantages of variable transconductance technique? [AUC MAY 2012] Good Accuracy Economical Simple to integrate Reduced error Higher bandwidth
More informationResearch and Development Activities in RF and Analog IC Design. RFIC Building Blocks. Single-Chip Transceiver Systems (I) Howard Luong
Research and Development Activities in RF and Analog IC Design Howard Luong Analog Research Laboratory Department of Electrical and Electronic Engineering Hong Kong University of Science and Technology
More informationA 0.18µm SiGe BiCMOS Receiver and Transmitter Chipset for SONET OC-768 Transmission Systems
A 0.18µm SiGe BiCMOS Receiver and Transmitter Chipset for SONET OC-768 Transmission Systems M. Meghelli 1, A. Rylyakov 1, S. J. Zier 2, M. Sorna 2, D. Friedman 1 1 IBM T. J. Watson Research Center 2 IBM
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics A3 BJT Amplifiers»Biasing» Output dynamic range» Small signal analysis» Voltage gain» Frequency response 12/03/2012-1 ATLCE -
More informationATLCE - B5 07/03/2016. Analog and Telecommunication Electronics 2016 DDC 1. Politecnico di Torino - ICT School. Lesson B5: multipliers and mixers
Politecnico di Torino - ICT School Lesson B5: multipliers and mixers Analog and Telecommunication Electronics B5 - Multipliers/mixer circuits» Error taxonomy» Basic multiplier circuits» Gilbert cell» Bridge
More informationTelecommunication Electronics
Politecnico di Torino ICT School Telecommunication Electronics C4 Signal conditioning» Protection circuits» Amplifiers» Anti-aliasing filter» Multiplexer» Sample/Hold Lesson C4: signal conditioning Protection
More informationTuesday, March 29th, 9:15 11:30
Oscillators, Phase Locked Loops Tuesday, March 29th, 9:15 11:30 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 29th of March:
More informationNTE980 Integrated Circuit CMOS, Micropower Phase Locked Loop (PLL)
NTE980 Integrated Circuit CMOS, Micropower Phase Locked Loop (PLL) Description: The NTE980 CMOS Micropower Phase Locked Loop (PLL) consists of a low power, linear voltage controlled oscillator (VCO) and
More informationUniversitas Sumatera Utara
Amplitude Shift Keying & Frequency Shift Keying Aim: To generate and demodulate an amplitude shift keyed (ASK) signal and a binary FSK signal. Intro to Generation of ASK Amplitude shift keying - ASK -
More informationOhm Technologiees.
+91-8048706704 Ohm Technologiees https://www.ohmtechnologiees.com/ Our company is engaged in manufacturing, supplying and importing the most sought after range Scientific Electronic Equipment. These products
More informationReceiver Architectures
83080RA/1 Receiver Architectures Markku Renfors Tampere University of Technology Digital Media Institute/Telecommunications 83080RA/2 Topics 1. Main analog components for receivers - amplifiers - filters
More informationDual-Frequency GNSS Front-End ASIC Design
Dual-Frequency GNSS Front-End ASIC Design Ed. 01 15/06/11 In the last years Acorde has been involved in the design of ASIC prototypes for several EU-funded projects in the fields of FM-UWB communications
More informationExperiment 7: Frequency Modulation and Phase Locked Loops Fall 2009
Experiment 7: Frequency Modulation and Phase Locked Loops Fall 2009 Frequency Modulation Normally, we consider a voltage wave orm with a ixed requency o the orm v(t) = V sin(ω c t + θ), (1) where ω c is
More informationLecture 12. Carrier Phase Synchronization. EE4900/EE6720 Digital Communications
EE49/EE6720: Digital Communications 1 Lecture 12 Carrier Phase Synchronization Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video, text, data, ) Transducer
More informationPage 1. Telecommunication Electronics ETLCE - A2 06/09/ DDC 1. Politecnico di Torino ICT School. Amplifiers
Politecnico di Torino ICT School Amplifiers Telecommunication Electronics A2 Transistor amplifiers» Bias point and circuits,» Small signal models» Gain and bandwidth» Limits of linear analysis Op Amp amplifiers
More informationTwelve voice signals, each band-limited to 3 khz, are frequency -multiplexed using 1 khz guard bands between channels and between the main carrier
Twelve voice signals, each band-limited to 3 khz, are frequency -multiplexed using 1 khz guard bands between channels and between the main carrier and the first channel. The modulation of the main carrier
More informationANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design
ANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design ANALOG INTEGRATED CIRCUITS FOR COMMUNICATION Principles, Simulation and Design by Donald 0. Pederson University of California
More informationGerman Jordanian University. Department of Communication Engineering. Digital Communication Systems Lab. CME 313-Lab. Experiment 8
German Jordanian University Department of Communication Engineering Digital Communication Systems Lab CME 313-Lab Experiment 8 Binary Frequency-shift keying (BPSK) Eng. Anas Al-ashqar Dr. Ala' Khalifeh
More informationELEC3242 Communications Engineering Laboratory Frequency Shift Keying (FSK)
ELEC3242 Communications Engineering Laboratory 1 ---- Frequency Shift Keying (FSK) 1) Frequency Shift Keying Objectives To appreciate the principle of frequency shift keying and its relationship to analogue
More informationDigital Communication
Digital Communication Laboratories bako@ieee.org DigiCom Labs There are 5 labs related to the digital communication. Study of the parameters of metal cables including: characteristic impendance, attenuation
More informationResearch on DQPSK Carrier Synchronization based on FPGA
Journal of Information Hiding and Multimedia Signal Processing c 27 ISSN 273-422 Ubiquitous International Volume 8, Number, January 27 Research on DQPSK Carrier Synchronization based on FPGA Shi-Jun Kang,
More informationParallel Programming Design of BPSK Signal Demodulation Based on CUDA
Int. J. Communications, Network and System Sciences, 216, 9, 126-134 Published Online May 216 in SciRes. http://www.scirp.org/journal/ijcns http://dx.doi.org/1.4236/ijcns.216.9511 Parallel Programming
More informationXR-2211 FSK Demodulator/ Tone Decoder
...the analog plus company TM XR- FSK Demodulator/ Tone Decoder FEATURES APPLICATIONS June 997-3 Wide Frequency Range, 0.0Hz to 300kHz Wide Supply Voltage Range, 4.5V to 0V HCMOS/TTL/Logic Compatibility
More informationSTUDY OF RC AND RL CIRCUITS Venue: Microelectronics Laboratory in E2 L2
EXPERIMENT #1 STUDY OF RC AND RL CIRCUITS Venue: Microelectronics Laboratory in E2 L2 I. INTRODUCTION This laboratory is about verifying the transient behavior of RC and RL circuits. You need to revise
More informationDesign of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop
Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop Shaik. Yezazul Nishath School Of Electronics Engineering (SENSE) VIT University Chennai, India Abstract This paper outlines
More informationexplain its operation with clearly indicating the protection mechanisms indicated. [Marks 16] (Nov/dec 2010) Ic 741 Op Amp Of Output Stage Protection
PANDIAN SARASWATH YADAV ENGINEERING COLLEGE ARASANOOR-SIVAGANGAI. DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGNIEERING EC6404-linear integrated circuits 16 MARK UNIVERSITY QUESTIONS WITH KEY UNIT-1
More informationPage 1. Telecommunication Electronics TLCE - C4 27/10/ DDC 1. Politecnico di Torino ICT School. Lesson C4: signal conditioning
Politecnico di Torino ICT School Telecommunication Electronics C4 Signal conditioning» Protection circuits» Amplifiers» Antialiasing filter» Multiplexer» Sample/Hold Lesson C4: signal conditioning Protection
More informationPCM BIT SYNCHRONIZATION TO AN Eb/No THRESHOLD OF -20 db
PCM BIT SYNCHRONIZATION TO AN Eb/No THRESHOLD OF -20 db Item Type text; Proceedings Authors Schroeder, Gene F. Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11
More informationELE636 Communication Systems
ELE636 Communication Systems Chapter 5 : Angle (Exponential) Modulation 1 Phase-locked Loop (PLL) The PLL can be used to track the phase and the frequency of the carrier component of an incoming signal.
More informationQuestion Paper Code: 21398
Reg. No. : Question Paper Code: 21398 B.E./B.Tech. DEGREE EXAMINATION, MAY/JUNE 2013 Fourth Semester Electrical and Electronics Engineering EE2254 LINEAR INTEGRATED CIRCUITS AND APPLICATIONS (Regulation
More informationLecture 7: Components of Phase Locked Loop (PLL)
Lecture 7: Components of Phase Locked Loop (PLL) CSCE 6933/5933 Instructor: Saraju P. Mohanty, Ph. D. NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages,
More informationPhase Locked Loop using VLSI Technology for Wireless Communication
Phase Locked Loop using VLSI Technology for Wireless Communication Tarde Chaitali Chandrakant 1, Prof. V.P.Bhope 2 1 PG Student, Department of Electronics and telecommunication Engineering, G.H.Raisoni
More informationOther Effects in PLLs. Behzad Razavi Electrical Engineering Department University of California, Los Angeles
Other Effects in PLLs Behzad Razavi Electrical Engineering Department University of California, Los Angeles Example of Up and Down Skew and Width Mismatch Approximating the pulses on the control line by
More informationHours / 100 Marks Seat No.
17445 21415 3 Hours / 100 Seat No. Instructions (1) All Questions are Compulsory. (2) Illustrate your answers with neat sketches wherever necessary. (3) Figures to the right indicate full marks. (4) Assume
More informationExercise 2: FM Detection With a PLL
Phase-Locked Loop Analog Communications Exercise 2: FM Detection With a PLL EXERCISE OBJECTIVE When you have completed this exercise, you will be able to explain how the phase detector s input frequencies
More informationA 915 MHz CMOS Frequency Synthesizer
UNIVERSITY OF CALIFORNIA Los Angeles A 915 MHz CMOS Frequency Synthesizer A thesis submitted in partial satisfaction of the requirements for the degree Master of Science in Electrical Engineering by Jacob
More informationEE-4022 Experiment 3 Frequency Modulation (FM)
EE-4022 MILWAUKEE SCHOOL OF ENGINEERING 2015 Page 3-1 Student Objectives: EE-4022 Experiment 3 Frequency Modulation (FM) In this experiment the student will use laboratory modules including a Voltage-Controlled
More informationP-N Diodes & Applications
P-N Diodes & Applications Outline Major junction diode applications are Electronics circuit control Rectifying (forward mode) Special break-down diodes: Zener and avalanche Switching Circuit tuning (varactor)
More informationLINEAR IC APPLICATIONS
1 B.Tech III Year I Semester (R09) Regular & Supplementary Examinations December/January 2013/14 1 (a) Why is R e in an emitter-coupled differential amplifier replaced by a constant current source? (b)
More informationA Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator
A Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator ISSCC 00, Session 3. M.H. Perrott, S. Pamarti, E. Hoffman, F.S. Lee, S.
More informationA FREQUENCY SYNTHESIZER STRUCTURE BASED ON COINCIDENCE MIXER
3 A FREQUENCY SYNTHESIZER STRUCTURE BASED ON COINCIDENCE MIXER Milan STORK University of West Bohemia UWB, P.O. Box 314, 30614 Plzen, Czech Republic stork@kae.zcu.cz Keywords: Coincidence, Frequency mixer,
More informationTSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation. Ted Johansson, EKS, ISY
TSEK02: Radio Electronics Lecture 8: RX Nonlinearity Issues, Demodulation Ted Johansson, EKS, ISY RX Nonlinearity Issues: 2.2, 2.4 Demodulation: not in the book 2 RX nonlinearities System Nonlinearity
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN60: Network Theory Broadband Circuit Design Fall 014 Lecture 13: Frequency Synthesizer Examples Sam Palermo Analog & Mixed-Signal Center Texas A&M University Agenda Frequency Synthesizer Examples Design
More informationSummer 2015 Examination
Summer 2015 Examination Subject Code: 17445 Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
More informationAnalog and Telecommunication Electronics
Politecnico di Torino Electronic Eng. Master Degree Analog and Telecommunication Electronics D4 - Signal conditioning» Protection circuits» Amplifiers» Anti-aliasing filter» Multiplexer» Sample/Hold AY
More informationA CMOS CURRENT CONTROLLED RING OSCILLATOR WITH WIDE AND LINEAR TUNING RANGE
A CMOS CURRENT CONTROLLED RING OSCILLATOR WI WIDE AND LINEAR TUNING RANGE Abstract Ekachai Leelarasmee 1 1 Electrical Engineering Department, Chulalongkorn University, Bangkok 10330, Thailand Tel./Fax.
More informationDesign of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator
Journal of the Korean Physical Society, Vol. 37, No. 6, December 2000, pp. 803 807 Design of a 3.3-V 1-GHz CMOS Phase Locked Loop with a Two-Stage Self-Feedback Ring Oscillator Yeon Kug Moon Korea Advanced
More informationScheme I Sample Question Paper
Sample Question Paper Marks : 70 Time: 3 Hrs. Q.1) Attempt any FIVE of the following. 10 Marks a) Classify configuration of differential amplifier. b) Draw equivalent circuit of an OPAMP c) Suggest and
More information