INF4420 Phase locked loops
|
|
- Rosamund Holmes
- 5 years ago
- Views:
Transcription
1 INF4420 Phase locked loops Spring 2012 Jørgen Andreas Michaelsen
2 Outline "Linear" PLLs Linear analysis (phase domain) Charge pump PLLs Delay locked loops (DLLs) Applications
3 Introduction Phase locked loops (PLLs) are versatile building blocks found in a variety of applications Frequency multiplication Frequency synthesis Clock deskew (PLL or DLL) Clock recovery (from serial data) Demodulation...
4 Introduction Feedback system for aligning (a fraction of) the phase of the VCO clock with an (external) reference clock. The VCO control voltage is adjusted to achieve this.
5 Introduction We will analyze the PLL in terms of phase. The objective of the feedback loop, the PLL, is to keep ϕ ref - ϕ out small and constant. In this state, the PLL is said to be in lock. This implies ω ref = ω out which is what we care about in many applications.
6 "Linear" PLL Phase detector Loop filter We will first analyze a PLL with a simple phase detector (PD) first.
7 Phase detector Phase is not directly observable. We have to infer the phase difference from the output of the oscillators. An XOR gate can be used as a phase detector.
8 Phase detector When ϕ ref and ϕ out is 90 out of phase, the XOR output will have 50/50 duty cycle, and the average output will therefore be V dd / 2. If ϕ ref and ϕ out is at 0 or 180 phase difference, the average output will be 0 or V dd respectively.
9 Phase detector
10 PLL with XOR PD With the XOR PD, to generate the required V ctl, ϕ ref and ϕ out must be out of phase.
11 Loop dynamics Linear analysis of the PLL in terms of phase, H (s) = ϕ out (s) / ϕ in (s).
12 Second order TF Generic second order transfer function applied to the PLL: Natural frequency Damping ratio
13 Loop dynamics By choosing PLL parameters, K VCO, K PD, and τ LF, we can design ω n and ζ, to obtain the desired loop dynamics. Magnitude response Step response
14 Large signal behaviour An important point for PLLs is the large signal behaviour when the system is not in lock. When the PLL starts up, ϕ ref and ϕ out may be very different. We must make sure that the system is able to achieve lock. Another concern is whether the PLL will lock to a harmonic instead. The PLL with XOR based PD is not robust in this case. In most applications, a so called charge pump (CP) PLL is preferred.
15 Charge pump PLL Tracks whether the reference edge or the VCO clock edge comes first (for every period), and adjusts the VCO control voltage accordingly to keep the PLL in lock. When the PLL is in lock, out and ref will be in phase. Phase frequency detector Charge pump Loop filter
16 Phase Frequency Detector In the Charge Pump (CP) PLL, a more elaborate PD with state is used, a Phase Frequency Detector (PFD).
17 PDF/CP and loop filter The PFD generates control signals for the CP to ramp up or down the VCO control voltage.
18 PFD/CP gain When the PLL is in lock, a small phase difference between the VCO clock (out) and the reference clock (ref) turns on the CP for a fraction of the clock period injecting a charge proportional to the phase error to the loop filter every period. Looking at several periods, an average current flows. K PFD is the combined gain of the PFD and the CP:
19 CP loop filter The loop filter is driven by I avg from the PFD/CP In many cases, a second capacitor, C 2, is added in parallel to reduce glitches. C 2 is usually chosen to be approximately 10 % of C 1 or less.
20 Transfer function The open loop transfer function from ϕ ref to ϕ out The closed loop CP PLL transfer function
21 Transfer function R gives rise to a zero at -1/(RC). It is required as system would be unstable with R = 0.
22 Non-ideal effects in PLLs PFD/CP will exhibit zero gain when the phase difference is small because of finite rise and fall times Up/down current mismatch due to timing or current source impedance Jitter from power supply, coupling, electronic noise, reference phase noise...
23 Delay locked loop (DLL) A DLL is similar to a PLL, but instead the delay through a voltage controlled delay line (VCDL) is locked.
24 Delay locked loop (DLL) Noise (jitter) does not accumulate in the delay line like it would in a VCO. As there is no VCO, the order of the loop is one less than the PLL. Stability and settling issues are less prominent. The DLL is not the same as a PLL and only relevant for some PLL applications. DLLs are usually preferred where applicable.
25 Frequency multiplication Frequency multiplication is a common application for PLLs. High speed clocks can be generated from a stable and precise (but slow) reference clock. N can be programmable.
26 Frequency demodulation The VCO performs frequency modulation (FM). The PLL can be used to find the inverse. The VCO control voltage becomes the output.
27 Other PLL issues We have used a continuous time analysis for the PLL. However, the PFD samples the phase. We approximated the PFD/CP output as an average current. When the deglitching capacitor, C 2, is used, the transfer function becomes third order. Using the second order transfer function may not be appropriate.
28 Resources Gardner, Phaselock Techniques, Wiley, 2005 Fischette, Dennis Fischette's 1-Stop PLL Center Johns and Martin, Analog Integrated Circuit Design, Wiley, 1997
High-speed Serial Interface
High-speed Serial Interface Lect. 9 PLL (Introduction) 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Clock Clock: Timing
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 7: Phase Detector Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda HW2 is due Oct 6 Exam
More informationSelf-Biased PLL/DLL. ECG minute Final Project Presentation. Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas
Self-Biased PLL/DLL ECG721 60-minute Final Project Presentation Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas Outline Motivation Self-Biasing Technique Differential Buffer
More informationIntroduction to CMOS RF Integrated Circuits Design
VI. Phase-Locked Loops VI-1 Outline Introduction Basic Feedback Loop Theory Circuit Implementation VI-2 What is a PLL? A PLL is a negative feedback system where an oscillatorgenerated signal is phase and
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 010 Lecture 7: PLL Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report
More informationECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 12: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report #2 due Apr. 20 Expand
More informationLecture 23: PLLs. Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class
EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 23: PLLs Announcements Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class Open book open notes Project
More informationEE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Announcements
EE290C - Spring 04 Advanced Topics in Circuit Design High-Speed Electrical Interfaces Lecture 11 Components Phase-Locked Loops Viterbi Decoder Borivoje Nikolic March 2, 04. Announcements Homework #2 due
More informationECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11
More informationINF4420. Switched capacitor circuits. Spring Jørgen Andreas Michaelsen
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators
More informationICS PLL BUILDING BLOCK
Description The ICS673-01 is a low cost, high performance Phase Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 010 Lecture 3: CDR Wrap-Up Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam is April 30 Will emphasize
More informationLock in time calculation Wenlan Wu (
Lock in time calculation Wenlan Wu (http://cmosedu.com/jbaker/students/wenlan/wenlan.htm) Figure 1 Charge pump PLL block diagram First, for the above feedback system, we can get the loop gain and transfer
More informationTuesday, March 29th, 9:15 11:30
Oscillators, Phase Locked Loops Tuesday, March 29th, 9:15 11:30 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 29th of March:
More informationThis chapter discusses the design issues related to the CDR architectures. The
Chapter 2 Clock and Data Recovery Architectures 2.1 Principle of Operation This chapter discusses the design issues related to the CDR architectures. The bang-bang CDR architectures have recently found
More informationTaheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop
Engineering, Technology & Applied Science Research Vol. 7, No. 2, 2017, 1473-1477 1473 A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Hamidreza Esmaeili Taheri Department of Electronics
More informationA 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS
A 2.2GHZ-2.9V CHARGE PUMP PHASE LOCKED LOOP DESIGN AND ANALYSIS Diary R. Sulaiman e-mail: diariy@gmail.com Salahaddin University, Engineering College, Electrical Engineering Department Erbil, Iraq Key
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 8: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda HW2 is due Oct 6 Exam 1 is
More informationRESEARCH AND DESIGN OF LOW JITTER, WIDE LOCKING-RANGE ALL-DIGITAL PHASE-LOCKED AND DELAY-LOCKED LOOPS. A Dissertation
RESEARCH AND DESIGN OF LOW JITTER, WIDE LOCKING-RANGE ALL-DIGITAL PHASE-LOCKED AND DELAY-LOCKED LOOPS A Dissertation Presented in Partial Fulfillment of the Requirements for the Degree of Doctor of Philosophy
More informationLecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1
Lecture 160 Examples of CDR Circuits in CMOS (09/04/03) Page 160-1 LECTURE 160 CDR EXAMPLES INTRODUCTION Objective The objective of this presentation is: 1.) Show two examples of clock and data recovery
More informationAnalysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop
Analysis of Phase Noise Profile of a 1.1 GHz Phase-locked Loop J. Handique, Member, IAENG and T. Bezboruah, Member, IAENG 1 Abstract We analyzed the phase noise of a 1.1 GHz phaselocked loop system for
More informationUltrahigh Speed Phase/Frequency Discriminator AD9901
a FEATURES Phase and Frequency Detection ECL/TTL/CMOS Compatible Linear Transfer Function No Dead Zone MIL-STD-883 Compliant Versions Available Ultrahigh Speed Phase/Frequency Discriminator AD9901 PHASE-LOCKED
More informationISSN:
507 CMOS Digital-Phase-Locked-Loop for 1 Gbit/s Clock Recovery Circuit KULDEEP THINGBAIJAM 1, CHIRAG SHARMA 2 1 Department of E&CE, Nitte Meenaskhi Institute of Technology, Yelahanka, Bangalore-560064,
More informationIntegrated Circuit Design for High-Speed Frequency Synthesis
Integrated Circuit Design for High-Speed Frequency Synthesis John Rogers Calvin Plett Foster Dai ARTECH H O US E BOSTON LONDON artechhouse.com Preface XI CHAPTER 1 Introduction 1 1.1 Introduction to Frequency
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary
More informationTel: +44 (0) Martin Burbidge V1 (V) XU2 oscout
PLL Tests Simulation Models and Equations. Author Details: Dr. Martin John Burbidge Lancashire United Kingdom Tel: +44 (0)1524 825064 Email: martin@mjb-rfelectronics-synthesis.com Martin Burbidge 2006
More informationINF4420. Outline. Switched capacitor circuits. Switched capacitor introduction. MOSFET as an analog switch 1 / 26 2 / 26.
INF4420 Switched capacitor circuits Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uil.no) 1 / 26 Outline Switched capacitor introduction MOSFET as an analog switch 2 / 26 Introduction Discrete time
More informationOther Effects in PLLs. Behzad Razavi Electrical Engineering Department University of California, Los Angeles
Other Effects in PLLs Behzad Razavi Electrical Engineering Department University of California, Los Angeles Example of Up and Down Skew and Width Mismatch Approximating the pulses on the control line by
More informationThe steeper the phase shift as a function of frequency φ(ω) the more stable the frequency of oscillation
It should be noted that the frequency of oscillation ω o is determined by the phase characteristics of the feedback loop. the loop oscillates at the frequency for which the phase is zero The steeper the
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN60: Network Theory Broadband Circuit Design Fall 014 Lecture 13: Frequency Synthesizer Examples Sam Palermo Analog & Mixed-Signal Center Texas A&M University Agenda Frequency Synthesizer Examples Design
More informationDESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS
DESIGN AND ANALYSIS OF PHASE-LOCKED LOOP AND PERFORMANCE PARAMETERS Nilesh D. Patel 1, Gunjankumar R. Modi 2, Priyesh P. Gandhi 3, Amisha P. Naik 4 1 Research Scholar, Institute of Technology, Nirma University,
More informationPLL EXERCISE. R3 16k C3. 2π π 0 π 2π
PLL EXERCISE Φ in (S) PHASE DETECTOR + Kd - V d (S) R1 R2 C2 220k 10k 10 nf Φ o (S) VCO Kv S V c (S) R3 16k C3 1 nf V dem (S) VCO Characteristics Phase Detector Characteristics V d ave F o 150k +5V (H
More informationLecture 11. Phase Locked Loop (PLL): Appendix C. EE4900/EE6720 Digital Communications
EE4900/EE6720: Digital Communications 1 Lecture 11 Phase Locked Loop (PLL): Appendix C Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video, text, data, ) Transducer
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationf o Fig ECE 6440 Frequency Synthesizers P.E. Allen Frequency Magnitude Spectral impurity Frequency Fig010-03
Lecture 010 Introduction to Synthesizers (5/5/03) Page 010-1 LECTURE 010 INTRODUCTION TO FREQUENCY SYNTHESIZERS (References: [1,5,9,10]) What is a Synthesizer? A frequency synthesizer is the means by which
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More information/$ IEEE
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 53, NO. 11, NOVEMBER 2006 1205 A Low-Phase Noise, Anti-Harmonic Programmable DLL Frequency Multiplier With Period Error Compensation for
More informationECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 11: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Exam 1 is on Wed. Oct 3
More informationTHE SELF-BIAS PLL IN STANDARD CMOS
THE SELF-BIAS PLL IN STANDAD CMOS Miljan Nikolić, Milan Savić, Predrag Petković Laboratory for Electronic Design Automation, Faculty of Electronic Engineering, University of Niš, Aleksandra Medvedeva 14.,
More informationSelf Biased PLL/DLL. ECG 721 Memory Circuit Design (Spring 2017) Dane Gentry 4/17/17
Self Biased PLL/DLL ECG 721 Memory Circuit Design (Spring 2017) Dane Gentry 4/17/17 1 Jitter Self Biased PLL/DLL Differential Buffer Delay Fig. 19.57 Bias Generator Self Biased DLL Input/Output p Delay
More informationVCO Based Injection-Locked Clock Multiplier with a Continuous Frequency Tracking Loop
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 13, Issue 4, Ver. I (Jul.-Aug. 2018), PP 26-30 www.iosrjournals.org VCO Based Injection-Locked
More informationAnalog and Telecommunication Electronics
Politecnico di Torino - ICT School Analog and Telecommunication Electronics C1 - PLL linear analysis» PLL basics» Application examples» Linear analysis» Phase error 08/04/2011-1 ATLCE - C1-2010 DDC Lesson
More informationDesign of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 03, 2015 ISSN (online): 2321-0613 Design of Phase Locked Loop as a Frequency Synthesizer Muttappa 1 Akalpita L Kulkarni
More informationHigh-Speed Serial Interface Circuits and Systems
High-Speed Serial Interface Circuits and Systems Design Exercise4 Charge Pump Charge Pump PLL ɸ ref up PFD CP LF VCO down ɸ out ɸ div Divider Converts PFD phase error pulse (digital) to charge (analog).
More informationDigital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet
Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet Pedro Moreira University College London London, United Kingdom pmoreira@ee.ucl.ac.uk Pablo Alvarez pablo.alvarez@cern.ch
More informationA Compact, Low-Power Low- Jitter Digital PLL. Amr Fahim Qualcomm, Inc.
A Compact, Low-Power Low- Jitter Digital PLL Amr Fahim Qualcomm, Inc. 1 Outline Introduction & Motivation Digital PLL Architectures Proposed DPLL Architecture Analysis of DPLL DPLL Adaptive Algorithm DPLL
More informationPHASE LOCKED LOOP DESIGN
PHASE LOCKED LOOP DESIGN by Kristen Elserougi, Ranil Fernando, Luca Wei SENIOR DESIGN PROJECT REPORT Submitted in partial fulfillment of the requirements for the degree of Bachelor of Science in Electrical
More informationResearch on Self-biased PLL Technique for High Speed SERDES Chips
3rd International Conference on Machinery, Materials and Information Technology Applications (ICMMITA 2015) Research on Self-biased PLL Technique for High Speed SERDES Chips Meidong Lin a, Zhiping Wen
More informationNoise Analysis of Phase Locked Loops
Noise Analysis of Phase Locked Loops MUHAMMED A. IBRAHIM JALIL A. HAMADAMIN Electrical Engineering Department Engineering College Salahaddin University -Hawler ERBIL - IRAQ Abstract: - This paper analyzes
More informationA Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator
A Low Area, Switched-Resistor Loop Filter Technique for Fractional-N Synthesizers Applied to a MEMS-based Programmable Oscillator ISSCC 00, Session 3. M.H. Perrott, S. Pamarti, E. Hoffman, F.S. Lee, S.
More informationPhase Locked Loop Design for Fast Phase and Frequency Acquisition
Phase Locked Loop Design for Fast Phase and Frequency Acquisition S.Anjaneyulu 1,J.Sreepavani 2,K.Pramidapadma 3,N.Varalakshmi 4,S.Triven 5 Lecturer,Dept.of ECE,SKU College of Engg. & Tech.,Ananthapuramu
More informationCHAPTER 1 INTRODUCTION TO CHARGE PUMP BASED PLL
1 CHAPTER 1 INTRODUCTION TO CHARGE PUMP BASED PLL 1.1 INTRODUCTION Phase Locked Loop (PLL) is a simple feedback system (Dan Wolaver, 1991) that compares the output phase with the input phase and produces
More informationVLSI Broadband Communication Circuits
Miscellaneous topics Department of Electrical Engineering Indian Institute of Technology, Madras Chennai, 600036, India 16 Nov. 2007 Outline Optimal equalizers LMS adaptation Validity of PLL linear model
More informationPhase Locked Loops, Report Writing, Layout Tuesday, April 5th, 9:15 11:00
Phase Locked Loops, Report Writing, Layout Tuesday, April 5th, 9:15 11:00 Snorre Aunet (sa@ifi.uio.no) Nanoelectronics group Department of Informatics University of Oslo Last time and today, Tuesday 5th
More informationICS663 PLL BUILDING BLOCK
Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled Oscillator (VCO)
More informationSynchronization. EE442 Lecture 17. All digital receivers must be synchronized to the incoming signal s(t).
Synchronization EE442 Lecture 17 All digital receivers must be synchronized to the incoming signal s(t). This means we must have a way to perform (1) Bit or symbol synchronization (2) Frame synchronization
More informationA FREQUENCY SYNTHESIZER STRUCTURE BASED ON COINCIDENCE MIXER
3 A FREQUENCY SYNTHESIZER STRUCTURE BASED ON COINCIDENCE MIXER Milan STORK University of West Bohemia UWB, P.O. Box 314, 30614 Plzen, Czech Republic stork@kae.zcu.cz Keywords: Coincidence, Frequency mixer,
More informationDelay-Locked Loop Using 4 Cell Delay Line with Extended Inverters
International Journal of Electronics and Electrical Engineering Vol. 2, No. 4, December, 2014 Delay-Locked Loop Using 4 Cell Delay Line with Extended Inverters Jefferson A. Hora, Vincent Alan Heramiz,
More informationPhase-Locked Loop Related Terminology & Definitions
9 Jan 2008 U14063 PLL Terminology.doc 1 Phase-Locked Loop Related Terminology & Definitions References 1. Crawford, J.A., Advanced Phase-Lock Techniques, Artech House, 2007. 2. Crawford, J.A., Frequency
More informationPLL simulation. Prepared by: Qian Wang Spinlab,Worcester Polytechnic Institute. Version 1.0
PLL simulation Prepared by: Qian Wang willwq@wpi.edu Spinlab,Worcester Polytechnic Institute Version. October, 6 Abstract This is a report for Phase-Locked Loop simulation. Contents Introduction. System
More informationLecture 7: Components of Phase Locked Loop (PLL)
Lecture 7: Components of Phase Locked Loop (PLL) CSCE 6933/5933 Instructor: Saraju P. Mohanty, Ph. D. NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages,
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationA 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection
A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection Somnath Kundu 1, Bongjin Kim 1,2, Chris H. Kim 1 1
More informationSophomore Physics Laboratory (PH005/105) Analog Electronics Phase Locked Loop (PLL)
CALIFORNIA INSTITUTE OF TECHNOLOGY PHYSICS MATHEMATICS AND ASTRONOMY DIVISION Sophomore Physics Laboratory (PH005/105) Analog Electronics Phase Locked Loop (PLL) Copyright c Virgínio de Oliveira Sannibale,
More informationDesign of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop
Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop Shaik. Yezazul Nishath School Of Electronics Engineering (SENSE) VIT University Chennai, India Abstract This paper outlines
More informationTHE UNIVERSITY OF NAIROBI
THE UNIVERSITY OF NAIROBI ELECTRICAL AND INFORMATION ENGINEERING DEPARTMENT FINAL YEAR PROJECT. PROJECT NO. 085. TITLE: A PHASE-LOCKED LOOP FREQUENCY SYNTHESIZER BY: TUNDULI W. MICHAEL F17/2143/2004. SUPERVISOR:
More informationCircuit Design for a 2.2 GByte/s Memory Interface
Circuit Design for a 2.2 GByte/s Memory Interface Stefanos Sidiropoulos Work done at Rambus Inc with A. Abhyankar, C. Chen, K. Chang, TJ Chin, N. Hays, J. Kim, Y. Li, G. Tsang, A. Wong, D. Stark Increasing
More informationClock and Data Recovery With Coded Data Streams Author: Leonard Dieguez
Application Note: Virtex-II Family XAPP250 (v1.3) September 19, 2003 Clock and Data ecovery With Coded Data Streams Author: Leonard Dieguez Summary This application note and reference design outline a
More informationPhase-Locked Loop Engineering Handbook for Integrated Circuits
Phase-Locked Loop Engineering Handbook for Integrated Circuits Stanley Goldman ARTECH H O U S E BOSTON LONDON artechhouse.com Preface Acknowledgments xiii xxi CHAPTER 1 Cetting Started with PLLs 1 1.1
More informationINF4420. ΔΣ data converters. Jørgen Andreas Michaelsen Spring 2012
INF4420 ΔΣ data converters Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline Oversampling Noise shaping Circuit design issues Higher order noise shaping Introduction So far we have considered
More informationA Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop
A Random and Systematic Jitter Suppressed DLL-Based Clock Generator with Effective Negative Feedback Loop Seong-Jin An 1 and Young-Shig Choi 2 Department of Electronic Engineering, Pukyong National University
More informationMultiple Reference Clock Generator
A White Paper Presented by IPextreme Multiple Reference Clock Generator Digitial IP for Clock Synthesis August 2007 IPextreme, Inc. This paper explains the concept behind the Multiple Reference Clock Generator
More informationICS663 PLL BUILDING BLOCK. Description. Features. Block Diagram DATASHEET
DATASHEET ICS663 Description The ICS663 is a low cost Phase-Locked Loop (PLL) designed for clock synthesis and synchronization. Included on the chip are the phase detector, charge pump, Voltage Controlled
More informationChapter 2 Architectures for Frequency Synthesizers
Chapter 2 Architectures for Frequency Synthesizers 2.1 Overview This chapter starts with an overview of the conventional frequency synthesis techniques as well as the hybrid architectures that can be used
More informationSudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal
International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 45 Design and Performance Analysis of a Phase Locked Loop using Differential Voltage Controlled Oscillator Sudatta
More informationPHASELOCK TECHNIQUES INTERSCIENCE. Third Edition. FLOYD M. GARDNER Consulting Engineer Palo Alto, California A JOHN WILEY & SONS, INC.
PHASELOCK TECHNIQUES Third Edition FLOYD M. GARDNER Consulting Engineer Palo Alto, California INTERSCIENCE A JOHN WILEY & SONS, INC., PUBLICATION CONTENTS PREFACE NOTATION xvii xix 1 INTRODUCTION 1 1.1
More informationSynchronous Mirror Delays. ECG 721 Memory Circuit Design Kevin Buck
Synchronous Mirror Delays ECG 721 Memory Circuit Design Kevin Buck 11/25/2015 Introduction A synchronous mirror delay (SMD) is a type of clock generation circuit Unlike DLLs and PLLs an SMD is an open
More informationDesign of CMOS Phase Locked Loop
2018 IJSRST Volume 4 Issue 2 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology Design of CMOS Phase Locked Loop Kaviyadharshini Sivaraman PG Scholar, Department of Electrical
More informationTechniques for Automatic On Chip Closed Loop Transfer Function Monitoring For Embedded Charge Pump Phase Locked Loops
Techniques for Automatic n Chip Closed Loop Transfer Function Monitoring For Embedded Charge Pump Phase Locked Loops Martin John Burbidge, Jim Tijou, Andrew Richardson Lancaster University. U. Philips
More informationOutline. Noise and Distortion. Noise basics Component and system noise Distortion INF4420. Jørgen Andreas Michaelsen Spring / 45 2 / 45
INF440 Noise and Distortion Jørgen Andreas Michaelsen Spring 013 1 / 45 Outline Noise basics Component and system noise Distortion Spring 013 Noise and distortion / 45 Introduction We have already considered
More informationPhase Locked Loop using VLSI Technology for Wireless Communication
Phase Locked Loop using VLSI Technology for Wireless Communication Tarde Chaitali Chandrakant 1, Prof. V.P.Bhope 2 1 PG Student, Department of Electronics and telecommunication Engineering, G.H.Raisoni
More informationNRZ DPLL CMOS Frequency Synthesizer Using Active PI Filter
NRZ DPLL CMOS Frequency Synthesizer Using Active PI Filter Krishna Kant Singh 1, Akansha Mehrotra 2 Associate Professor, Electronics & Computer Engineering, Dronacharya College of Engineering, Gurgaon,
More informationLabMaster Series TECHNOLOGIES. Unistep LabMaster Series PLL LOOP MODULE USER MANUAL. Copyright Unistep Technologies
TECHNOLOGIES LabMaster Series Unistep LabMaster Series PLL PHASE-LOCK LOOP MODULE USER MANUAL Copyright 2010 - Unistep Technologies User Manual PLL Phase-Lock Loop Module 2 PLL ~~~ PHASE--LLOCK LLOOP MODULLE
More informationAmerican International Journal of Research in Science, Technology, Engineering & Mathematics
American International ournal of Research in Science, Technology, Engineering & Mathematics Available online at http://www.iasir.net ISSN (Print): 2328-3491, ISSN (Online): 2328-3580, ISSN (CD-ROM): 2328-3629
More informationDesign and Analysis of a Second Order Phase Locked Loops (PLLs)
Design and Analysis of a Second Order Phase Locked Loops (PLLs) DIARY R. SULAIMAN Engineering College - Electrical Engineering Department Salahaddin University-Hawler Zanco Street IRAQ Abstract: - This
More informationLow-overhead solutions for clock generation and synchronization.
Low-overhead solutions for clock generation and synchronization. Monday, March 10/ 2003 A presentation in the series on ULSI Configurable Systems. Gord Allan PhD Candidate Carleton University Outline Presentation
More informationDESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS
DESIGN OF MULTIPLYING DELAY LOCKED LOOP FOR DIFFERENT MULTIPLYING FACTORS Aman Chaudhary, Md. Imtiyaz Chowdhary, Rajib Kar Department of Electronics and Communication Engg. National Institute of Technology,
More informationLow Power Phase Locked Loop Design with Minimum Jitter
Low Power Phase Locked Loop Design with Minimum Jitter Krishna B. Makwana, Prof. Naresh Patel PG Student (VLSI Technology), Dept. of ECE, Vishwakarma Engineering College, Chandkheda, Gujarat, India Assistant
More informationThis article presents a review of PLL transfer functions with attention to the conditions required for steady-state stability
Phase Lock Loop Stability Analysis This article presents a review of PLL transfer functions with attention to the conditions required for steadystate stability By Arun Mansukhani Motorola, Inc. P hase
More informationFSK DEMODULATOR / TONE DECODER
FSK DEMODULATOR / TONE DECODER GENERAL DESCRIPTION The is a monolithic phase-locked loop (PLL) system especially designed for data communications. It is particularly well suited for FSK modem applications,
More informationSynchronous Oscillator Using High Speed Emitter Couple Logic (ECL) Inverters
Journal of Physical Sciences, Vol. 11, 27, 119-123 Synchronous Oscillator Using High Speed Emitter Couple Logic (ECL) Inverters B. Chakraborty and R.R. Pal* Department of Physics and Technophysics Vidyasagar
More informationPE3282A. 1.1 GHz/510 MHz Dual Fractional-N PLL IC for Frequency Synthesis. Peregrine Semiconductor Corporation. Final Datasheet
Final Datasheet PE3282A 1.1 GHz/510 MHz Dual Fractional-N PLL IC for Frequency Synthesis Applications Cellular handsets Cellular base stations Spread-spectrum radio Cordless phones Pagers Description The
More informationCD4046BM/CD4046BC Micropower Phase-Locked Loop
CD4046BM/CD4046BC Micropower Phase-Locked Loop General Description The CD4046B micropower phase-locked loop (PLL) consists of a low power, linear, voltage-controlled oscillator (VCO), a source follower,
More informationLecture 15: Clock Recovery
Lecture 15: Clock Recovery Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 2001 by Mark Horowitz 1 Overview Reading Chapter 19 - High Speed Link Design, by Ken Yang, Stefanos
More informationShort Course On Phase-Locked Loops and Their Applications Day 5, AM Lecture. Advanced PLL Examples (Part I)
Short Course On Phase-Locked Loops and Their Applications Day 5, AM Lecture Advanced PLL Examples (Part I) Michael Perrott August 15, 2008 Copyright 2008 by Michael H. Perrott All rights reserved. Outline
More informationExperiment 7: Frequency Modulation and Phase Locked Loops
Experiment 7: Frequency Modulation and Phase Locked Loops Frequency Modulation Background Normally, we consider a voltage wave form with a fixed frequency of the form v(t) = V sin( ct + ), (1) where c
More informationDESIGN OF HIGH FREQUENCY CMOS FRACTIONAL-N FREQUENCY DIVIDER
12 JAVA Journal of Electrical and Electronics Engineering, Vol. 1, No. 1, April 2003 DESIGN OF HIGH FREQUENCY CMOS FRACTIONAL-N FREQUENCY DIVIDER Totok Mujiono Dept. of Electrical Engineering, FTI ITS
More informationA LOW POWER PHASE FREQUENCY DETECTOR FOR DELAY-LOCKED LOOP
A LOW POWER PHASE FREQUENCY DETECTOR FOR DELAY-LOCKED LOOP 1 LAU WENG LOON, 1 MAMUN BIN IBNE REAZ, 1 KHAIRUN NISA MINHAD, 1 NOORFAZILA KAMAL, 1 WAN MIMI DIYANA WAN ZAKI 1 Department of Electrical, Electronic
More informationModulation is the process of impressing a low-frequency information signal (baseband signal) onto a higher frequency carrier signal
Modulation is the process of impressing a low-frequency information signal (baseband signal) onto a higher frequency carrier signal Modulation is a process of mixing a signal with a sinusoid to produce
More informationRECENT advances in integrated circuit (IC) technology
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 3, MARCH 2007 247 A Design Procedure for All-Digital Phase-Locked Loops Based on a Charge-Pump Phase-Locked-Loop Analogy Volodymyr
More information