High-Speed Serial Interface Circuits and Systems
|
|
- Ophelia McCarthy
- 5 years ago
- Views:
Transcription
1 High-Speed Serial Interface Circuits and Systems Design Exercise4 Charge Pump
2 Charge Pump PLL ɸ ref up PFD CP LF VCO down ɸ out ɸ div Divider Converts PFD phase error pulse (digital) to charge (analog). Charge is proportional to PFD pulse widths. Q cp = I up * t up I down * t down Q cp is filtered and integrated in low-pass filter. 2
3 Review of Charge Pump PLL 3
4 Basic Charge Pump M2 M4 M3 M1 Charge pump circuit consists of 2 current sources and 2 switches. 4
5 Current Mismatch M2 A PFD M4 I M3 B M3 I M4 Net Current M1 t Up & down current should be same. Current mismatch results in static phase offset, which results in periodic ripple on the control voltage. 5
6 Current Mismatch is changed according to locking voltage. Current mismatch is caused by channel length modulation. M2 Equal nmos and pmos current over entire range. Reduce phase error. M4 Drain Source M3 Gate nbias Gate M1 Source Drain I D I D I D Channel length modulation Channel length modulation 200uA V DS V DS /2 Available region V DS 6
7 Basic CP Simulation PMOS size (2 개동일 ) Length : 180 nm Width : 5.2 um NMOS size (2 개동일 ) Length : 800 nm Width : 5.1 um Voltage : 0.9 V Voltage : 0.9 V Target charge pump current Current : 200 ua Current Monitor 7
8 Simulation Condition Simulation condition setting Choose analysis Analysis : DC Design variable : cont Sweep range : 0 ~ 1.8 Sweep type : Linear Step size : 0.1 Enabled check OK 8
9 Plot simulation results (Current) Simulation Results Results Direct Plot Main Form Function : current Select : terminal Add to outputs check Schematic node choice DC symbol (+) node click OK 9
10 NMOS Current M2 I D 1.8V (OFF) M4 (0.9V) : uA (1.8V) : uA 1.8V M3 I D : 1.09uA M1 10
11 PMOS Current M2 I D 0V M4 (0V) : uA (0.9V) : uA 0V (OFF) M3 I D : 5.38uA M1 11
12 NMOS & PMOS Current M2 I D PMOS current NMOS current 0V 1.8V M4 M3 M1 : 0.5V I D : 15uA : 0.9V I D : 0.5uA : 1.3V I D : 23uA 12
13 PMOS NMOS Current M2 I cont 0V M4 : 0.5V I cont : 15uA NMOS current 1.8V M3 M1 PMOS current : 0.9V I cont : 0.5uA : 1.3V I cont : 23uA 13
14 Leakage Current 1.8V (OFF) M2 M4 I cont : 0.5V I cont : 11.5pA : 0.9V I cont : 3.8pA NMOS leakage 0V (OFF) M3 M1 PMOS leakage : 1.3V I cont : -2.2pA 14
15 Reducing Mismatch using Replica Replica Circuit Mp1 Mp1 Mp2 Vss + AMP - Mp2 Cont Mn1 Mn1 Mn2 Mn2 15 Vss
16 Design Example Charge pump circuit - Supply voltage: 1.8V - Current of charge pump: 200uA ± 10uA - Current mismatch: <150nA with range of V cont larger than 0.8V 16
17 VCVS (OpAmp) Voltage gain : 1000 Maximum output voltage :1.8V Simulation Schematic Minimum output voltage : 0V RC Filter of OpAmp Resistor : 1Kohm Capacitance : 1nF Replica circuit Load Charge pump size same Capacitance : 200pF Voltage : 0.9V 17
18 NMOS Current Mp1 Mp1 I D Mp2 Vss + AMP - 1.8V (OFF) Mp2 Cont Mn1 1.8V Mn1 Mn2 Mn2 Vss 18
19 PMOS Current Mp1 Mp1 I D Without FB With FB Mp2 Vss + AMP - 0V Mp2 Cont Mn1 0V (OFF) Mn1 Mn2 Mn2 Vss Change PMOS current though the feedback. 19
20 + AMP - NMOS & PMOS Current Mp1 Mp1 I D PMOS current NMOS current Mp2 Vss 0V Mp2 Cont Mn1 Mn2 Vss 1.8V Mn1 Mn2 : 0.5V I D : 0.09uA : 0.9V I D : 0.03uA : 1.3V I D : 0.12uA NMOS and PMOS currents are equalized through the feedback system. 20
21 NMOS PMOS Current Mp1 Mp1 I cont Mp2 Vss + AMP - 0V Mp2 Cont Without FB With FB Mn1 1.8V Mn1 : 0.9V I cont : 0.03uA Mn2 Vss Mn2 : 0.5V I cont : 0.08uA : 1.3V I cont : 0.12uA NMOS and PMOS currents are equalized through the feedback system. 21
22 Homework Design 500uA (±20uA) charge pump with replica circuit. Without replica circuit, verify and plot pmos and nmos current waveforms with respect to cont voltage. Current mismatch : less than 60uA (cont voltage range : 0.5V ~ 1.3V) With replica circuit, verify and plot pmos and nmos current waveforms with respect to cont voltage. Current mismatch : less than 400nA (cont voltage range : 0.5V ~ 1.3V) Charge pump specification VDD supply voltage : 1.8V voltage : 0.9V Charge pump current : 500uA (±20uA) at nbias voltage 0.9V Due: Next design class (Hardcopy) 22
ECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 11: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda Exam 1 is on Wed. Oct 3
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 8: Charge Pump Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda HW2 is due Oct 6 Exam 1 is
More informationA Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.14, NO.3, JUNE, 2014 http://dx.doi.org/10.5573/jsts.2014.14.3.331 A Low-Jitter Phase-Locked Loop Based on a Charge Pump Using a Current-Bypass Technique
More informationProject #3 for Electronic Circuit II
Project #3 for Electronic Circuit II Prof. Woo-Young Choi TA: Tongsung Kim, Minkyu Kim June 1, 2015 - Deadline : 6:00 pm on June 22, 2015. Penalties for late hand-in. - Team Students are expected to form
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 010 Lecture 7: PLL Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report
More informationSelf-Biased PLL/DLL. ECG minute Final Project Presentation. Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas
Self-Biased PLL/DLL ECG721 60-minute Final Project Presentation Wenlan Wu Electrical and Computer Engineering University of Nevada Las Vegas Outline Motivation Self-Biasing Technique Differential Buffer
More informationEE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit
EE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit Due Nov. 19, 2015 Objective: 1. Understand the Widlar current source circuit. 2. Built a Self-biasing current source circuit. 3. Understand
More informationIntroduction to CMOS RF Integrated Circuits Design
VI. Phase-Locked Loops VI-1 Outline Introduction Basic Feedback Loop Theory Circuit Implementation VI-2 What is a PLL? A PLL is a negative feedback system where an oscillatorgenerated signal is phase and
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationPHASE LOCKED LOOP DESIGN
PHASE LOCKED LOOP DESIGN by Kristen Elserougi, Ranil Fernando, Luca Wei SENIOR DESIGN PROJECT REPORT Submitted in partial fulfillment of the requirements for the degree of Bachelor of Science in Electrical
More informationLow Power, Wide Bandwidth Phase Locked Loop Design
Low Power, Wide Bandwidth Phase Locked Loop Design Hariprasath Venkatram and Taehwan Oh Abstract A low power wide bandwidth phase locked loop is presented in the paper. The phase frequency detector, charge
More informationInstitutionen för systemteknik
Institutionen för systemteknik Department of Electrical Engineering Examensarbete A Self-compensated, Bandwidth Tracking Semi-digital PLL Design in 65nm CMOS Technology Examensarbete utfört i Elektroniksystem
More informationHigh-Speed Serial Interface Circuits and Systems
High-Speed Serial Interface Circuits and Systems Design Exercise3 LC VCO LC VCO Structure LC Tank Spiral inductor (symmetric type) Ideal capacitor Varactor Accumulation varactor Cross coupled circuit Negative
More informationOther Effects in PLLs. Behzad Razavi Electrical Engineering Department University of California, Los Angeles
Other Effects in PLLs Behzad Razavi Electrical Engineering Department University of California, Los Angeles Example of Up and Down Skew and Width Mismatch Approximating the pulses on the control line by
More information0.85V. 2. vs. I W / L
EE501 Lab3 Exploring Transistor Characteristics and Design Common-Source Amplifiers Lab report due on September 22, 2016 Objectives: 1. Be familiar with characteristics of MOSFET such as gain, speed, power,
More informationSelf Biased PLL/DLL. ECG 721 Memory Circuit Design (Spring 2017) Dane Gentry 4/17/17
Self Biased PLL/DLL ECG 721 Memory Circuit Design (Spring 2017) Dane Gentry 4/17/17 1 Jitter Self Biased PLL/DLL Differential Buffer Delay Fig. 19.57 Bias Generator Self Biased DLL Input/Output p Delay
More informationZero Steady State Current Power-on-Reset Circuit with Brown-Out Detector
Zero Steady State Current Power-on-Reset Circuit with Brown-Out Detector Sanjay Kumar Wadhwa 1, G.K. Siddhartha 2, Anand Gaurav 3 Freescale Semiconductor India Pvt. Ltd. 1 sanjay.wadhwa@freescale.com,
More informationA Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications
A Dual-Step-Mixing ILFD using a Direct Injection Technique for High- Order Division Ratios in 60GHz Applications Teerachot Siriburanon, Wei Deng, Ahmed Musa, Kenichi Okada, and Akira Matsuzawa Tokyo Institute
More informationCurrent Mirror and Differential Amplifier
Theoretical Analysis: and In this Lab we will implement a simple nmos current mirror and then use it instead of an ideal current source in order to supply our with the required current. MOSfets (Metal
More informationOperational Amplifiers: Theory and Design
Operational Amplifiers: Theory and Design TU Delft, the Netherlands, November 6-10, 2017 All Rights Reserved 2017 MEAD Education SA 2017 TU Delft These lecture notes are solely for the use of the registered
More informationDESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT
DESIGN AND VERIFICATION OF ANALOG PHASE LOCKED LOOP CIRCUIT PRADEEP G CHAGASHETTI Mr. H.V. RAVISH ARADHYA Department of E&C Department of E&C R.V.COLLEGE of ENGINEERING R.V.COLLEGE of ENGINEERING Bangalore
More informationEE 501 Lab7 Bandgap Reference Circuit
Objective: EE 501 Lab7 Bandgap Reference Circuit 1. Understand the bandgap reference circuit principle. 2. Investigate how to build bandgap reference circuit. Tasks and Procedures: The bandgap reference
More information(Requires external termination for current output.)
Block Name: LVDSdsmNcd Low Level Differential Driver with Tristate. Used in the DSM_DTMROC to provide data out always enabled. (Requires external termination for current output.) Used for DATA OUT in the
More informationPhase Locked Loop Design for Fast Phase and Frequency Acquisition
Phase Locked Loop Design for Fast Phase and Frequency Acquisition S.Anjaneyulu 1,J.Sreepavani 2,K.Pramidapadma 3,N.Varalakshmi 4,S.Triven 5 Lecturer,Dept.of ECE,SKU College of Engg. & Tech.,Ananthapuramu
More informationFast Digital Calibration of Static Phase Offset in Charge-Pump Phase-Locked Loops
ISSC 2011, Trinity College Dublin, June 23 24 Fast Digital Calibration of Static Phase Offset in Charge-Pump Phase-Locked Loops Diarmuid Collins, Aidan Keady, Grzegorz Szczepkowski & Ronan Farrell Institute
More informationINF4420 Phase locked loops
INF4420 Phase locked loops Spring 2012 Jørgen Andreas Michaelsen (jorgenam@ifi.uio.no) Outline "Linear" PLLs Linear analysis (phase domain) Charge pump PLLs Delay locked loops (DLLs) Applications Introduction
More informationSudatta Mohanty, Madhusmita Panda, Dr Ashis kumar Mal
International Journal of Scientific & Engineering Research, Volume 5, Issue 5, May-2014 45 Design and Performance Analysis of a Phase Locked Loop using Differential Voltage Controlled Oscillator Sudatta
More informationResearch on Self-biased PLL Technique for High Speed SERDES Chips
3rd International Conference on Machinery, Materials and Information Technology Applications (ICMMITA 2015) Research on Self-biased PLL Technique for High Speed SERDES Chips Meidong Lin a, Zhiping Wen
More informationMHz phase-locked loop
SPECIFICATION 1 FEATURES 50 800 MHz phase-locked loop TSMC CMOS 65 nm Output frequency from 50 to 800 MHz Reference frequency from 4 to 30 MHz Power supply 1.2 V CMOS output Supported foundries: TSMC,
More informationLecture 7: Components of Phase Locked Loop (PLL)
Lecture 7: Components of Phase Locked Loop (PLL) CSCE 6933/5933 Instructor: Saraju P. Mohanty, Ph. D. NOTE: The figures, text etc included in slides are borrowed from various books, websites, authors pages,
More informationEE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Announcements
EE290C - Spring 04 Advanced Topics in Circuit Design High-Speed Electrical Interfaces Lecture 11 Components Phase-Locked Loops Viterbi Decoder Borivoje Nikolic March 2, 04. Announcements Homework #2 due
More informationPhase-Locked Loop with Leakage and Power/Ground Noise Compensation in 32nm Technology
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.7, NO.4, DECEMBER, 2007 241 Phase-Locked Loop with Leakage and Power/Ground Noise Compensation in 32nm Technology Kyung Ki Kim*, Yong-Bin Kim*, and
More informationIntegrated, Low Voltage, Dynamically Adaptive Buck-Boost Boost Converter A Top-Down Design Approach
Integrated, Low Voltage, Dynamically Adaptive Buck-Boost Boost Converter A Top-Down Design Approach Georgia Tech Analog Consortium Biranchinath Sahu Advisor: Prof. Gabriel A. Rincón-Mora Analog Integrated
More informationDesign of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique
Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Juliet Abraham 1, Dr. B. Paulchamy 2 1 PG Scholar, Hindusthan institute of Technology, coimbtore-32, India 2 Professor and HOD,
More informationLecture 23: PLLs. Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class
EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 23: PLLs Announcements Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class Open book open notes Project
More informationComparison And Performance Analysis Of Phase Frequency Detector With Charge Pump And Voltage Controlled Oscillator For PLL In 180nm Technology
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 4, Ver. I (Jul - Aug. 2015), PP 22-30 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Comparison And Performance Analysis
More informationEEC 210 Fall 2008 Design Project. Rajeevan Amirtharajah Dept. of Electrical and Computer Engineering University of California, Davis
EEC 210 Fall 2008 Design Project Rajeevan Amirtharajah Dept. of Electrical and Computer Engineering University of California, Davis Issued: November 18, 2008 Due: December 5, 2008, 5:00 PM in my office.
More informationEE 230 Lab Lab 9. Prior to Lab
MOS transistor characteristics This week we look at some MOS transistor characteristics and circuits. Most of the measurements will be done with our usual lab equipment, but we will also use the parameter
More informationRevision History. Contents
Revision History Ver. # Rev. Date Rev. By Comment 0.0 9/15/2012 Initial draft 1.0 9/16/2012 Remove class A part 2.0 9/17/2012 Comments and problem 2 added 3.0 10/3/2012 cmdmprobe re-simulation, add supplement
More informationDesign of High Performance PLL using Process,Temperature Compensated VCO
Design of High Performance PLL using Process,Temperature Compensated O K.A.Jyotsna Asst.professor CVR College of Engineering Hyderabad D.Anitha Asst.professor GITAM University Hyderabad ABSTRACT In this
More informationECE2274 Pre-Lab for MOSFET logic LTspice NAND Gate, NOR Gate, and CMOS Inverter
ECE2274 Pre-Lab for MOFET logic LTspice NAN ate, NOR ate, and CMO Inverter 1. NMO NAN ate Use Vdd = 9.. For the NMO NAN gate shown below gate, using the 2N7000 MOFET LTspice model such that Vto = 2.0.
More informationECE4902 Lab 5 Simulation. Simulation. Export data for use in other software tools (e.g. MATLAB or excel) to compare measured data with simulation
ECE4902 Lab 5 Simulation Simulation Export data for use in other software tools (e.g. MATLAB or excel) to compare measured data with simulation Be sure to have your lab data available from Lab 5, Common
More informationChapter 7 PHASE LOCKED LOOP
Chapter 7 PHASE LOCKED LOOP A phase-locked loop (PLL) is a closed -loop feedback system. The phase detector (PD), low-pass filter (LPF) and voltage controlled oscillator (VCO) are the main building blocks
More informationCHAPTER 1 INTRODUCTION TO CHARGE PUMP BASED PLL
1 CHAPTER 1 INTRODUCTION TO CHARGE PUMP BASED PLL 1.1 INTRODUCTION Phase Locked Loop (PLL) is a simple feedback system (Dan Wolaver, 1991) that compares the output phase with the input phase and produces
More informationHigh-Speed Serial Interface Circuits and Systems
High-Speed Serial Interface Circuits and Systems Design Exercise6 TX Drivers Current-Mode Logic (CML) Driver Vdd Zo Zo TX P Zo RX P 2Zo Vinp TX N Vinn Zo RX N Vbias Current Steering Both sides are terminated
More informationDesign of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching
RESEARCH ARTICLE OPEN ACCESS Design of a Sample and Hold Circuit using Rail to Rail Low Voltage Compact Operational Amplifier and bootstrap Switching Annu Saini, Prity Yadav (M.Tech. Student, Department
More informationCHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC
138 CHAPTER 6 PHASE LOCKED LOOP ARCHITECTURE FOR ADC 6.1 INTRODUCTION The Clock generator is a circuit that produces the timing or the clock signal for the operation in sequential circuits. The circuit
More informationA PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER
A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure
More informationLab 8: SWITCHED CAPACITOR CIRCUITS
ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 8 Lab 8: SWITCHED CAPACITOR CIRCUITS Goal The goals of this experiment are: - Verify the operation of basic switched capacitor cells, - Measure
More informationEE 2274 MOSFET BASICS
Pre Lab: Include your CN with prelab. EE 2274 MOSFET BASICS 1. Simulate in LTspice a family of output characteristic curves (cutve tracer) for the 2N7000 NMOS You will need to add the 2N7000 model to LTspice
More informationBasics of Analog Multiplexers 1. Exercises TI Precision Labs Op Amps
Basics of Analog Multiplexers 1 Exercises TI Precision Labs Op Amps 1 VSS VDD 1. In the circuit below, one of the input channels of the MUX36S08 is fed with a 2V p-p sinewave signal. The output of the
More informationENGR 201 Homework, Fall 2018
Chapter 1 Voltage, Current, Circuit Laws (Selected contents from Chapter 1-3 in the text book) 1. What are the following instruments? Draw lines to match them to their cables: Fig. 1-1 2. Complete the
More informationEE 501 Lab 1 Exploring Transistor Characteristics
Objectives: Tasks: EE 501 Lab 1 Exploring Transistor Characteristics Lab report due on Sep 8th, 2011 1. Make sure you have your cadence 6 work properly 2. Familiar with characteristics of MOSFET such as
More informationLow Power Phase Locked Loop Design with Minimum Jitter
Low Power Phase Locked Loop Design with Minimum Jitter Krishna B. Makwana, Prof. Naresh Patel PG Student (VLSI Technology), Dept. of ECE, Vishwakarma Engineering College, Chandkheda, Gujarat, India Assistant
More informationWide band 3GHz-6GHz phase-locked loop
SPECIFICATION 1 FEATURES TSMC CMOS 65 nm Integer-N phase-locked loop Wide frequency range from 3GHz to 6GHz. Good phase noise perfomance Fully integrated VCO Fully integrated loop filter with ability to
More informationExperiment 10 Current Sources and Voltage Sources
Experiment 10 Current Sources and Voltage Sources W.T. Yeung and R.T. Howe UC Berkeley EE 105 Fall 2003 1.0 Objective This experiment will introduce techniques for current source biasing. Several different
More informationA 1.2-to-1.4 GHz low-jitter frequency synthesizer for GPS application
Journal of Chongqing University (English Edition) [ISSN 1671-8224] Vol. 12 No. 2 June 2013 doi:10.11835/j.issn.1671-8224.2013.02.008 To cite this article: HU Zheng-fei, HUANG Min-di, ZHANG Li. A 1.2-to-1.4
More informationEnergy Efficient and High Speed Charge-Pump Phase Locked Loop
Energy Efficient and High Speed Charge-Pump Phase Locked Loop Sherin Mary Enosh M.Tech Student, Dept of Electronics and Communication, St. Joseph's College of Engineering and Technology, Palai, India.
More informationESD-Transient Detection Circuit with Equivalent Capacitance-Coupling Detection Mechanism and High Efficiency of Layout Area in a 65nm CMOS Technology
ESD-Transient Detection Circuit with Equivalent Capacitance-Coupling Detection Mechanism and High Efficiency of Layout Area in a 65nm CMOS Technology Chih-Ting Yeh (1, 2) and Ming-Dou Ker (1, 3) (1) Department
More informationTopology Selection: Input
Project #2: Design of an Operational Amplifier By: Adrian Ildefonso Nedeljko Karaulac I have neither given nor received any unauthorized assistance on this project. Process: Baker s 50nm CAD Tool: Cadence
More informationDIGITAL VLSI LAB ASSIGNMENT 1
DIGITAL VLSI LAB ASSIGNMENT 1 Problem 1: NMOS and PMOS plots using Cadence. In this exercise, you are required to generate both NMOS and PMOS I-V device characteristics (I/P and O/P) using Cadence (Use
More informationETIN25 Analogue IC Design. Laboratory Manual Lab 2
Department of Electrical and Information Technology LTH ETIN25 Analogue IC Design Laboratory Manual Lab 2 Jonas Lindstrand Martin Liliebladh Markus Törmänen September 2011 Laboratory 2: Design and Simulation
More informationNGSPICE- Usage and Examples
NGSPICE- Usage and Examples Debapratim Ghosh deba21pratim@gmail.com Electronic Systems Group Department of Electrical Engineering Indian Institute of Technology Bombay February 2013 Debapratim Ghosh Dept.
More informationWideband Sampling by Decimation in Frequency
Wideband Sampling by Decimation in Frequency Martin Snelgrove http://www.kapik.com 192 Spadina Ave. Suite 218 Toronto, Ontario, M5T2C2 Canada Copyright Kapik Integration 2011 WSG: New Architectures for
More informationA CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati 1 B.K.Arun Teja 2 K.Sai Ravi Teja 3
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 06, 2015 ISSN (online): 2321-0613 A CMOS Phase Locked Loop based PWM Generator using 90nm Technology Rajeev Pankaj Nelapati
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 7: Phase Detector Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements & Agenda HW2 is due Oct 6 Exam
More informationDesign and Implementation of Phase Locked Loop using Current Starved Voltage Controlled Oscillator in GPDK 90nM
International Journal of Advanced Research Foundation Website: www.ijarf.com, Volume 2, Issue 7, July 2015) Design and Implementation of Phase Locked Loop using Starved Voltage Controlled Oscillator in
More informationDesign and noise analysis of a fully-differential charge pump for phase-locked loops
Vol. 30, No. 10 Journal of Semiconductors October 2009 Design and noise analysis of a fully-differential charge pump for phase-locked loops Gong Zhichao( 宫志超 ) 1, Lu Lei( 卢磊 ) 1, Liao Youchun( 廖友春 ) 2,
More informationSUMMARY/DIALOGUE 2 PRESHAPE PIXEL OVERVIEW 3 BRIEF OPERATING INSTRUCTIONS 3 PRESHAPE PIXEL SIMULATION: EXAMPLE OPERATION 4 PRESHAPE PIXEL SIMULATION:
SUMMARY/DIALOGUE 2 PRESHAPE PIXEL OVERVIEW 3 BRIEF OPERATING INSTRUCTIONS 3 PRESHAPE PIXEL SIMULATION: EXAMPLE OPERATION 4 PRESHAPE PIXEL SIMULATION: SMALL SIGNALS AROUND THRESHOLD 5 PRESHAPE PIXEL SIMULATION:
More informationEE140 Homework Solutions Problem Set 6 Fall for a single pole roll-off Dominant pole at output:
EE40 Homework Solutions Problem Set 6 Fall 2009 ) Single-stage op-amp comparison PMOS-input folded cascode Key results are shown in red. a. for a single pole roll-off Dominant pole at output: Plugging
More informationDESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY
DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY Neha Bakawale Departmentof Electronics & Instrumentation Engineering, Shri G. S. Institute of
More informationAdvanced Operational Amplifiers
IsLab Analog Integrated Circuit Design OPA2-47 Advanced Operational Amplifiers כ Kyungpook National University IsLab Analog Integrated Circuit Design OPA2-1 Advanced Current Mirrors and Opamps Two-stage
More informationECEN 474/704 Lab 6: Differential Pairs
ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers
More informationLab 8: 2 nd Order Universal Filter Design
Lab 8: 2 nd Order Universal Filter Design Wide-Swing Folded-Cascode OTA Biasing Circuit MPB1 V TP0 + Vdd=2.5V V P MPB2 MPB3 Vb1=1.3122 MPB0 (Wp/Lp)/n R=360k V TP + V P V TP + n V P (m2) MPB4 MPB5 Vb2=0.7738
More informationComparison between Analog and Digital Current To PWM Converter for Optical Readout Systems
Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems 1 Eun-Jung Yoon, 2 Kangyeob Park, 3* Won-Seok Oh 1, 2, 3 SoC Platform Research Center, Korea Electronics Technology
More informationShort Channel Bandgap Voltage Reference
Short Channel Bandgap Voltage Reference EE-584 Final Report Authors: Thymour Legba Yugu Yang Chris Magruder Steve Dominick Table of Contents Table of Figures... 3 Abstract... 4 Introduction... 5 Theory
More informationAVoltage Controlled Oscillator (VCO) was designed and
1 EECE 457 VCO Design Project Jason Khuu, Erik Wu Abstract This paper details the design and simulation of a Voltage Controlled Oscillator using a 0.13µm process. The final VCO design meets all specifications.
More informationWHEN A CMOS technology approaches to a nanometer
250 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 21, NO. 2, FEBRUARY 2013 A Wide-Range PLL Using Self-Healing Prescaler/VCO in 65-nm CMOS I-Ting Lee, Yun-Ta Tsai, and Shen-Iuan
More information320MHz Digital Phase Lock Loop. Patrick Spinney Department of Electrical Engineering University of Maine
320MHz Digital Phase Lock Loop Patrick Spinney Department of Electrical Engineering University of Maine December 2004 Abstract DPLLs (Digital Phase Locked Loop) are commonly used in communications systems.
More informationRadivoje Đurić, 2015, Analogna Integrisana Kola 1
Low power OTA 1 Two-Stage, Miller Op Amp Operating in Weak Inversion Low frequency response: gm1 gm6 Av 0 g g g g A v 0 ds2 ds4 ds6 ds7 I D m, ds D nvt g g I n GB and SR: GB 1 1 n 1 2 4 6 6 7 g 2 2 m1
More informationDesigning Nano Scale CMOS Adaptive PLL to Deal, Process Variability and Leakage Current for Better Circuit Performance
International Journal of Innovative Research in Electronics and Communications (IJIREC) Volume 1, Issue 3, June 2014, PP 18-30 ISSN 2349-4042 (Print) & ISSN 2349-4050 (Online) www.arcjournals.org Designing
More informationNOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN
NOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN 1.Introduction: CMOS Transimpedance Amplifier Avalanche photodiodes (APDs) are highly sensitive,
More informationBasic Circuits. Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair,
Basic Circuits Current Mirror, Gain stage, Source Follower, Cascode, Differential Pair, CCS - Basic Circuits P. Fischer, ZITI, Uni Heidelberg, Seite 1 Reminder: Effect of Transistor Sizes Very crude classification:
More informationDigital Applications of the Operational Amplifier
Lab Procedure 1. Objective This project will show the versatile operation of an operational amplifier in a voltage comparator (Schmitt Trigger) circuit and a sample and hold circuit. 2. Components Qty
More informationTHE reference spur for a phase-locked loop (PLL) is generated
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 54, NO. 8, AUGUST 2007 653 Spur-Suppression Techniques for Frequency Synthesizers Che-Fu Liang, Student Member, IEEE, Hsin-Hua Chen, and
More informationHomework 2 Solutions. Perform.op analysis, the small-signal parameters of M1 and M2 are shown below.
Problem 1 Homework 2 Solutions 1) Circuit schematic Perform.op analysis, the small-signal parameters of M1 and M2 are shown below. Small-signal parameters of M1 gds = 9.723u gm = 234.5u region = 2 vds
More informationProject #2 for Electronic Circuit II
Project #2 for Electronic Circuit II Prof. Woo-Young Choi TA: Hyunkyu Kim, Minkyu Kim June 7, 2017 - Deadline : 6:00 pm on June 23, 2017. Penalties for late hand-in. - Team Students are expected to form
More informationTaheri: A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop
Engineering, Technology & Applied Science Research Vol. 7, No. 2, 2017, 1473-1477 1473 A 4-4.8GHz Adaptive Bandwidth, Adaptive Jitter Phase Locked Loop Hamidreza Esmaeili Taheri Department of Electronics
More informationECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers
ECEN 474/704 Lab 5: Frequency Response of Inverting Amplifiers Objective Design, simulate and layout various inverting amplifiers. Introduction Inverting amplifiers are fundamental building blocks of electronic
More informationWhat is the typical voltage gain of the basic two stage CMOS opamp we studied? (i) 20dB (ii) 40dB (iii) 80dB (iv) 100dB
Department of Electronic ELEC 5808 (ELG 6388) Signal Processing Electronics Final Examination Dec 14th, 2010 5:30PM - 7:30PM R. Mason answer all questions one 8.5 x 11 crib sheets allowed 1. (5 points)
More informationCHAPTER 6 DESIGN OF VOLTAGE CONTROLLED OSCILLATOR (VCO) USING 45 NM VLSI TECHNOLOGY
CHAPTER 6 DESIGN OF VOLTAGE CONTROLLED OSCILLATOR (VCO) USING 45 NM VLSI TECHNOLOGY Oscillators are required to generate the carrying signals for radio frequency transmission, but also for the main clocks
More informationMP A,1MHz, Synchronous, Step-up Converter with Output Disconnect
The Future of Analog IC Technology MP3414 1.8A,1MHz, Synchronous, Step-up Converter with Output Disconnect DESCRIPTION The MP3414 is a high-efficiency, synchronous, current mode, step-up converter with
More informationDesign of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh
Design of a Low Power 5GHz CMOS Radio Frequency Low Noise Amplifier Rakshith Venkatesh Abstract A 5GHz low power consumption LNA has been designed here for the receiver front end using 90nm CMOS technology.
More information1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6)
CSE 493/593 Test 2 Fall 2011 Solution 1. Short answer questions. (30) a. What impact does increasing the length of a transistor have on power and delay? Why? (6) Decreasing of W to make the gate slower,
More informationTel: +44 (0) Martin Burbidge V1 (V) XU2 oscout
PLL Tests Simulation Models and Equations. Author Details: Dr. Martin John Burbidge Lancashire United Kingdom Tel: +44 (0)1524 825064 Email: martin@mjb-rfelectronics-synthesis.com Martin Burbidge 2006
More informationA Fast Locking Digital Phase-Locked Loop using Frequency Difference Stage
International Journal of Engineering & Technology IJET-IJENS Vol:14 No:04 75 A Fast Locking Digital Phase-Locked Loop using Frequency Difference Stage Mohamed A. Ahmed, Heba A. Shawkey, Hamed A. Elsemary,
More informationLC VCO Structure. LV VCO structure
LC VCO Structure LV VCO structure LC Tank Spiral inductor (symmetric type) Ideal capacitor Cross coupled circuit Negative resistance To compensate for the loss of the tank Source MOSFET Varactor Accumulation
More informationAN ABSTRACT OF THE THESIS OF
AN ABSTRACT OF THE THESIS OF Bangda Yang for the degree of Master of Science in Electrical and Computer Engineering presented on December 1, 2010. Title: Feedforward Noise Cancelling Techniques. Abstract
More informationLow Quiescent Power CMOS Op-Amp in 0.5µm Technology
Kevin Fronczak - Low Power CMOS Op-Amp - Rochester Institute of Technology EE610 1 Low Quiescent Power CMOS Op-Amp in 0.5µm Technology Kevin C. Fronczak Abstract This paper analyzes a low quiescent power
More information(12) Patent Application Publication (10) Pub. No.: US 2003/ A1
US 20030042949A1 (19) United States (12) Patent Application Publication (10) Pub. No.: US 2003/0042949 A1 Si (43) Pub. Date: Mar. 6, 2003 (54) CURRENT-STEERING CHARGE PUMP Related U.S. Application Data
More information