XR-2211 FSK Demodulator/ Tone Decoder
|
|
- Amberly Hutchinson
- 6 years ago
- Views:
Transcription
1 ...the analog plus company TM XR- FSK Demodulator/ Tone Decoder FEATURES APPLICATIONS June Wide Frequency Range, 0.0Hz to 300kHz Wide Supply Voltage Range, 4.5V to 0V HCMOS/TTL/Logic Compatibility FSK Demodulation, with Carrier ion Wide Dynamic Range, 0mV to 3V rms Adjustable Tracking Range, +% to 80% Excellent Temp. Stability, +50ppm/ C, max. Caller Identification Delivery FSK Demodulation Data Synchronization Tone Decoding FM ion Carrier ion GENERAL DESCRIPTION The XR- is a monolithic phase-locked loop (PLL) system especially designed for data communications applications. It is particularly suited for FSK modem applications. It operates over a wide supply voltage range of 4.5 to 0V and a wide frequency range of 0.0Hz to 300kHz. It can accommodate analog signals between 0mV and 3V, and can interface with conventional DTL, TTL, and ECL logic families. The circuit consists of a basic PLL for tracking an input signal within the pass band, a quadrature phase detector which provides carrier detection, and an FSK voltage comparator which provides FSK demodulation. External components are used to independently set center frequency, bandwidth, and output delay. An internal voltage reference proportional to the power supply is provided at an output pin. The XR- is available in 4 pin packages specified for military and industrial temperature ranges. ORDERING INFORMATION Operating Part No. Package Temperature Range XR-M 4 Pin CDIP (0.300 ) -55 C to +5 C XR-N 4 Pin CDIP (0.300 ) -40 C to +85 C XR-P 4 Pin PDIP (0.300 ) -40 C to +85 C XR-ID 4 Lead SOIC (Jedec, 0.50 ) -40 C to +85 C 99 EXAR Corporation, 4870 Kato Road, Fremont, CA (50) FAX (50)
2 BLOCK DIAGRAM V CC GND 4 NC 9 INP Pre Amplifier Loop -Det LDO 3 LDF TIM C 4 VCO Lock Comparator 6 LDOQ TIM C TIM R 3 Internal Quad -Det 5 LDOQN V REF COMP I 0 8 V REF Reference FSK Comp 7 DO Figure. XR- Block Diagram
3 PIN CONFIGURATION V CC INP LDF GND LDOQN LDOQ DO TIM C TIM C TIM R LDO V REF NC COMP I V CC INP LDF GND LDOQN LDOQ DO TIM C TIM C TIM R LDO V REF NC COMP I 4 Lead CDIP, PDIP (0.300 ) 4 Lead SOIC (Jedec, 0.50 ) PIN DESCRIPTION Pin # Symbol Type Description V CC Positive Power Supply. INP I Receive Analog Input. 3 LDF O Lock Filter. 4 GND Ground Pin. 5 LDOQN O Lock Output Not. This output will be low if the VCO is in the capture range. 6 LDOQ O Lock Output. This output will be high if the VCO is in the capture range. 7 DO O Data Output. Decoded FSK output. 8 COMP I I FSK Comparator Input. 9 NC Not Connected. 0 V REF O Internal Voltage Reference. The value of V REF is V CC / - 650mV. LDO O Loop Output. This output provides the result of the quadrature phase detection. TIM R I Timing Resistor Input. This pin connects to the timing resistor of the VCO. 3 TIM C I Timing Capacitor Input. The timing capacitor connects between this pin and pin 4. 4 TIM C I Timing Capacitor Input. The timing capacitor connects between this pin and pin 3. 3
4 ELECTRICAL CHARACTERISTICS Test Conditions: V CC = V, T A = +5 C, R O = 30K, C O = F, unless otherwise specified. Parameter Min. Typ. Max. Unit Conditions General Supply Voltage V Supply Current 4 7 ma R 0 > 0K. See Figure 4. Oscillator Section Frequency Accuracy + +3 % Deviation from f O = /R 0 C 0 Frequency Stability Temperature ppm/ C See Figure 8. Power Supply %/V V CC = +V. See Figure %/V V CC = + 5V. See Figure 7. Upper Frequency Limit khz R 0 = 8.K, C 0 = 400pF Lowest Practical Operating Frequency 0.0 Hz R 0 = M, C 0 = 50 F Timing Resistor, R 0 - See Figure 5 Operating Range K Recommended Range 5 K See Figure 7 and Figure 8. Loop Phase Dectector Section Peak Output Current A Measured at Pin Output Offset Current A Output Impedance M Maximum Swing V Referenced to Pin 0 Quadrature Phase or Measured at Pin 3 Peak Output Current A Output Impedance M Maximum Swing V PP Input Preampt Section Measured at Pin Input Impedance 0 K Input Signal Voltage Required to Cause Limiting 0 mv rms Notes Parameters are guaranteed over the recommended operating conditions, but are not 00% tested in production. Bold face parameters are covered by production test and guaranteed over operating temperature range. 4
5 DC ELECTRICAL CHARACTERISTICS (CONT D) Test Conditions: V CC = V, T A = +5 C, R O = 30K, C O = F, unless otherwise specified. Parameter Min. Typ. Max. Unit Conditions Voltage Comparator Section Input Impedance M Measured at Pins 3 and 8 Input Bias Current 00 na Voltage Gain db R L = 5.K Output Voltage Low mv I C = 3mA Output Leakage Current A V O = 0V Internal Reference Voltage Level V Measured at Pin 0 Output Impedance 00 AC Small Signal Maximum Source Current 80 A Notes Parameters are guaranteed over the recommended operating conditions, but are not 00% tested in production. Bold face parameters are covered by production test and guaranteed over operating temperature range. Specifications are subject to change without notice ABSOLUTE MAXIMUM RATINGS Power Supply V Input Signal Level V rms Power Dissipation mW Package Power Dissipation Ratings CDIP mW Derate Above T A = 5 C mW/ C PDIP mW Derate Above T A = 5 C mW/ C SOIC mW Derate Above T A = 5 C mW/ C SYSTEM DESCRIPTION The main PLL within the XR- is constructed from an input preamplifier, analog multiplier used as a phase detector and a precision voltage controlled oscillator (VCO). The preamplifier is used as a limiter such that input signals above typically 0mV rms are amplified to a constant high level signal. The multiplying-type phase detector acts as a digital exclusive or gate. Its output (unfiltered) produces sum and difference frequencies of the input and the VCO output. The VCO is actually a current controlled oscillator with its normal input current (f O ) set by a resistor (R 0 ) to ground and its driving current with a resistor (R ) from the phase detector. The output of the phase detector produces sum and difference of the input and the VCO frequencies (internally connected). When in lock, these frequencies are f IN + f VCO ( times f IN when in lock) and f IN - f VCO (0Hz when lock). By adding a capacitor to the phase detector output, the times f IN component is reduced, leaving a DC voltage that represents the phase difference between the two frequencies. This closes the loop and allows the VCO to track the input frequency. The FSK comparator is used to determine if the VCO is driven above or below the center frequency (FSK comparator). This will produce both active high and active low outputs to indicate when the main PLL is in lock (quadrature phase detector and lock detector comparator). 5
6 PRINCIPLES OF OPERATION Signal Input (Pin ): Signal is AC coupled to this terminal. The internal impedance at pin is 0K. Recommended input signal level is in the range of 0mV rms to 3V rms. Quadrature Phase or Output (Pin 3): This is the high impedance output of quadrature phase detector and is internally connected to the input of lock detect voltage comparator. In tone detection applications, pin 3 is connected to ground through a parallel combination of R D and C D (see Figure 3) to eliminate the chatter at lock detect outputs. If the tone detect section is not used, pin 3 can be left open. Lock Output, Q (Pin 6): The output at pin 6 is at low state when the PLL is out of lock and goes to high state when the PLL is locked. It is an open collector type output and requires a pull-up resistor, R L, to V CC for proper operation. At low state, it can sink up to 5mA of load current. Lock Complement, (Pin 5): The output at pin 5 is the logic complement of the lock detect output at pin 6. This output is also an open collector type stage which can sink 5mA of load current at low or on state. FSK Data Output (Pin 7): This output is an open collector logic stage which requires a pull-up resistor, R L, to V CC for proper operation. It can sink 5mA of load current. When decoding FSK signals, FSK data output is at high or off state for low input frequency, and at low or on state for high input frequency. If no input signal is present, the logic state at pin 7 is indeterminate. FSK Comparator Input (Pin 8): This is the high impedance input to the FSK voltage comparator. Normally, an FSK post-detection or data filter is connected between this terminal and the PLL phase detector output (pin ). This data filter is formed by R F and C F (see Figure 3.) The threshold voltage of the comparator is set by the internal reference voltage, V REF, available at pin 0. Reference Voltage, V REF (Pin 0): This pin is internally biased at the reference voltage level, V REF : V REF = V CC / - 650mV. The DC voltage level at this pin forms an internal reference for the voltage levels at pins 5, 8, and. Pin 0 must be bypassed to ground with a 0. F capacitor for proper operation of the circuit. Loop Phase or Output (Pin ): This terminal provides a high impedance output for the loop phase detector. The PLL loop filter is formed by R and C connected to pin (see Figure 3.) With no input signal, or with no phase error within the PLL, the DC level at pin is very nearly equal to V REF. The peak to peak voltage swing available at the phase detector output is equal to x V REF. VCO Control Input (Pin ): VCO free-running frequency is determined by external timing resistor, R 0, connected from this terminal to ground. The VCO free-running frequency, f O, is: f O R 0 C 0 Hz where C 0 is the timing capacitor across pins 3 and 4. For optimum temperature stability, R 0 must be in the range of 0K to 00K (see Figure 9.) This terminal is a low impedance point, and is internally biased at a DC level equal to V REF. The maximum timing current drawn from pin must be limited to < 3mA for proper operation of the circuit. VCO Timing Capacitor (Pins 3 and 4): VCO frequency is inversely proportional to the external timing capacitor, C 0, connected across these terminals (see Figure 6.) C 0 must be non-polar, and in the range of 00pF to 0 F. VCO Frequency Adjustment: VCO can be fine-tuned by connecting a potentiometer, R X, in series with R 0 at pin (see Figure 0.) VCO Free-Running Frequency, f O : XR- does not have a separate VCO output terminal. Instead, the VCO outputs are internally connected to the phase detector sections of the circuit. For set-up or adjustment purposes, the VCO free-running frequency can be tuned by using the generalized circuit in Figure 3, and applying an alternating bit pattern of O s and s at the known mark and space frequencies. By adjusting R 0, the VCO can then be tuned to obtain a 50% duty cycle on the FSK output (pin 7). This will ensure that the VCO f O value is accurately referenced to the mark and space frequencies. 6
7 Loop Filter ÎÎÎ ÎÎÎ ÎÎÎ φ Det ÎÎÎ Data Filter Î ÎÎÎÎÎ FSK Output FSK Comp ÎÎÎ Input Preamp φ ÎÎÎ VCO φ ÎÎÎ ÎÎÎ ÎÎÎ φ Det ÎÎÎ Î ÎÎ Lock Outputs Lock Filter Lock Comp Figure. Functional Block Diagram of a Tone and FSK Decoding System Using XR- V CC R B Loop Phase C R F 8 C F + 7 FSK Comp. R l Input Signal 0. F VCO 4 3 R 0. F R 0 0 Internal Reference Quad Phase C Lock Comp. 6 5 LDOQ LDOQN R D C D Figure 3. Generalized Circuit Connection for FSK and Tone ion 7
8 DESIGN EQUATIONS (All resistance in, all frequency in Hz and all capacitance in farads, unless otherwise specified) (See Figure 3 for definition of components). VCO Center Frequency, f O : f O R 0 C 0. Internal Reference Voltage, V REF (measured at pin 0): V REF V CC 650mV in volts 3. Loop Low-Pass Filter Time Constant, : C R PP (seconds) where: R PP R R F R R F if R F is or C F reactance is, then R PP = R 4. Loop Damping, : 50 C 0 R C Note: For derivation/explanation of this equation, please see TAN Loop-tracking bandwidth, f f 0 f R 0 f 0 R Tracking Bandwidth f f f LL f f O f f LH 8
9 6. FSK Data filter time constant, tf: F R B R F ( R B R F ) C F (seconds) 7. Loop phase detector conversion gain, Kd: (Kd is the differential DC voltage across pin 0 and pin, per unit of phase error at phase detector input): K d V REF R 0, 000 volt radian Note: For derivation/explanation of this equation, please see TAN VCO conversion gain, Ko: (Ko is the amount of change in VCO frequency, per unit of DC voltage change at pin ): K 0 V REF C 0 R 9. The filter transfer function: F(s) 0. Total loop gain. K T : radian second volt SR C at 0 Hz. S = J and = 0 K T K O K d F(s). Peak detector current I A : I A R F seconds 5, 000 C 0 (R R F ) V REF 0, 000 (V REF in volts and I A in amps) Note: For derivation/explanation of this equation, please see TAN-0. 9
10 APPLICATIONS INFORMATION FSK Decoding Figure 0 shows the basic circuit connection for FSK decoding. With reference to Figure 3 and Figure 0, the functions of external components are defined as follows: R 0 and C 0 set the PLL center frequency, R sets the system bandwidth, and C sets the loop filter time constant and the loop damping factor. C F and R F form a one-pole post-detection filter for the FSK data output. The resistor R B from pin 7 to pin 8 introduces positive feedback across the FSK comparator to facilitate rapid transition between output logic states. Design Instructions: The circuit of Figure 0 can be tailored for any FSK decoding application by the choice of five key circuit components: R 0, R, C 0, C and C F. For a given set of FSK mark and space frequencies, f O and f, these parameters can be calculated as follows: (All resistance in s, all frequency in Hz and all capacitance in farads, unless otherwise specified) a) Calculate PLL center frequency, f O : f O F F b) Choose value of timing resistor R 0, to be in the range of 0K to 00K. This choice is arbitrary. The recommended value is R 0 = 0K. The final value of R 0 is normally fine-tuned with the series potentiometer, R X. R O R O R X c) Calculate value of C0 from design equation () or from Figure 7: C O R 0 f 0 d) Calculate R to give the desired tracking bandwidth (See design equation 5). R R 0 f 0 (f f ) e) Calculate C to set loop damping. (See design equation 4): Normally, = 0.5 is recommended. C 50 C 0 R 0
11 f) The input to the XR- may sometimes be too sensitive to noise conditions on the input line. Figure 4 illustrates a method of de-sensitizing the XR- from such noisy line conditions by the use of a resistor, Rx, connected from pin to ground. The value of Rx is chosen by the equation and the desired minimum signal threshold level. V IN minimum (peak) V a V b V.8mV offset V REF 0, 000 (0, 000 R X ) or R X 0, 000 V REF V V IN minimum (peak) input voltage must exceed this value to be detected (equivalent to adjusting V threshold) V CC Input Va Vb To Phase or Rx 0K 0K ÎÎ V REF 0 Figure 4. Desensitizing Input Stage g) Calculate Data Filter Capacitance, C F : R sum (R F R ) R B (R R F R B ) C F 0.5 (R sum Baud Rate) Baud rate in seconds Note: All values except R 0 can be rounded to nearest standard value.
12 Supply vs. Current (ma) 0 5 R 0 =5KΩ 0 R 0 =0KΩ 5 R 0 >00K Supply Voltage, V + (Volts) C 0 ( F).0 0. ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎ R 0 =5K ÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎ R 0 =0K ÎÎÎÎÎÎÎÎÎÎÎ R ÎÎÎÎÎÎÎÎÎÎÎ 0 =0K ÎÎÎÎÎÎÎÎÎÎÎ R 0 =40K ÎÎÎÎÎÎÎÎÎÎÎ R ÎÎÎÎÎÎÎÎÎÎÎ 0 =80K ÎÎÎÎÎÎÎÎÎÎÎ R 0 =60K f O (HZ) R 0 (K ), Figure 5. Typical Supply Current vs. V+ (Logic Outputs Open Circuited) ÎÎÎÎÎÎÎÎÎÎÎÎ C ÎÎÎÎÎÎÎÎÎÎÎÎ 0 =0.00 F ÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎ C 0 = F ÎÎÎÎÎÎÎÎÎÎÎÎ ÎÎÎÎÎÎÎÎÎÎÎÎ C ÎÎÎÎÎÎÎÎÎÎÎÎ 0 =0.0 F C ÎÎÎÎÎÎÎÎÎÎÎÎ 0 =0. F ÎÎÎÎÎÎÎÎÎÎÎÎ C 0 =0.033 F ÎÎÎÎÎÎÎÎÎÎÎÎ C 0 =0.33 F f O (Hz) Figure 7. VCO Frequency vs. Timing Capacitor Figure 6. VCO Frequency vs. Timing Resistor Normalized Frequency f O = khz R F = 0R Curve R 0 5K K 3 30K 4 00K K V+ (Volts) Figure 8. Typical f O vs. Power Supply Characteristics 3 Normalized Frequency Drift (% of f O ) R 0 =0K R0=50K R0=500K MΩ 500K 50K 0K -0.5 V+ = V R0=MΩ R = 0 R f O = khz Temperature ( C) Figure 9. Typical Center Frequency Drift vs. Temperature
13 Design Example: 00 Baud FSK demodulator with mark and space frequencies of 00/00. Step : Calculate f O : from design instructions (a) f O =64 Step : Calculate R 0 : R 0 =0K with a potentiometer of 0K. (See design instructions (b)) (b) R T 0 0 5K Step 3: Calculate C 0 from design instructions (c) C O nF Step 4: Calculate R : from design instructions (d) R (00 00) 5, 000 Step 5: Calculate C : from design instructions (e) C 50 39nF nF Step 6: Calculate R F : R F should be at least five times R, R F = 5,000 5 = 55 K Step 7: Calculate R B : R B should be at least five times R F, R B = 55,000 5 =. M Step 8: Calculate R SUM : R SUM (R F R ) R B (R F R R B ) 40K Step 9: Calculate C F : C F 0.5 R SUM Baud Rate nf Note: All values except R 0 can be rounded to nearest standard value. 3
14 V CC Input Signal 0.µF Loop Phase Quad Phase VCO 4 3 C O 7nF 5% R F 78K C 5% C.7nF nf F 0% 5% R 35.K 0 % 0.µF R 0 0K % Rx 0K VCO Fine Tune R B.8m 5% Lock Comp. FSK Comp. Internal Reference 6 5 LDOQ R L 5.K 5% Data Output LDOQN Figure 0. Circuit Connection for FSK Decoding of Caller Identification Signals (Bell 0 Format) V CC Input Signal 0.µF Loop Phase C VCO 4 3 R F R 0.µF R 0 8 C F 0 R B + 7 FSK Comp. Internal Reference R L 5.k C 0 Rx 6 LDOQ Quad Phase Between 400K and 600K R D 3 C D Lock Comp. 5 LDOQN Figure. External Connectors for FSK Demodulation with Carrier Capability 4
15 V CC Loop Phase VCO C 0pF 5% R 00K % 0.µF FSK Comp. Internal Reference Tone Input 0.µF Quad Phase 4 3 C 0 50nF 5% R D 470K 3 R 0 0K % Rx 5K VCO Fine Tune C D 80nF + Lock Comp. 6 LDOQ V CC 5 LDOQN RL 5.K RL3 5.K Logic Output Figure. Circuit Connection for Tone ion FSK Decoding with Carrier The lock detect section of XR- can be used as a carrier detect option for FSK decoding. The recommended circuit connection for this application is shown in Figure. The open collector lock detect output, pin 6, is shorted to data output (pin 7). Thus, data output will be disabled at low state, until there is a carrier within the detection band of the PLL and the pin 6 output goes high to enable the data output. Note: Data Output is Low When No Carrier is Present. The minimum value of the lock detect filter capacitance C D is inversely proportional to the capture range, + fc. This is the range of incoming frequencies over which the loop can acquire lock and is always less than the tracking range. It is further limited by C. For most applications, fc > f/. For R D = 470K, the approximate minimum value of C D can be determined by: C D 6 f C in F and f in Hz. C in F and f in Hz. With values of C D that are too small, chatter can be observed on the lock detect output as an incoming signal frequency approaches the capture bandwidth. Excessively large values of C D will slow the response time of the lock detect output. For Caller I.D. applications choose C D = 0. F. Tone ion Figure shows the generalized circuit connection for tone detection. The logic outputs, LDOQN and LDOQ at pins 5 and 6 are normally at high and low logic states, respectively. When a tone is present within the detection band of the PLL, the logic state at these outputs become reversed for the duration of the input tone. Each logic output can sink 5mA of load current. Both outputs at pins 5 and 6 are open collector type stages, and require external pull-up resistors R L and R L3, as shown in Figure. With reference to Figure 3 and Figure, the functions of the external circuit components can be explained as follows: R 0 and C 0 set VCO center frequency; R sets the detection bandwidth; C sets the low pass-loop filter time constant and the loop damping factor. 5
16 Design Instructions: The circuit of Figure can be optimized for any tone detection application by the choice of the 5 key circuit components: R 0, R, C 0, C and C D. For a given input, the tone frequency, f S, these parameters are calculated as follows: (All resistance in s, all frequency in Hz and all capacitance in farads, unless otherwise specified) a) Choose value of timing resistor R 0 to be in the range of 0K to 50K. This choice is dictated by the max./min. current that the internal voltage reference can deliver. The recommended value is R 0 = 0K. The final value of R 0 is normally fine-tuned with the series potentiometer, R X. b) Calculate value of C 0 from design equation () or from Figure 7 f S = f O : C O R 0 fs c) Calculate R to set the bandwidth + f (See design equation 5): R R 0 f 0 f Note: The total detection bandwidth covers the frequency range of f O + f d) Calculate value of C for a given loop damping factor: Normally, = 0.5 is recommended. C 50 C 0 R Increasing C improves the out-of-band signal rejection, but increases the PLL capture time. e) Calculate value of the filter capacitor C D. To avoid chatter at the logic output, with R D = 470K, C D must be: C D 6 f Cin F Increasing C D slows down the logic output response time. Design Examples: Tone detector with a detection band of + 00Hz: a) Choose value of timing resistor R 0 to be in the range of 0K to 50K. This choice is dictated by the max./min. current that the internal voltage reference can deliver. The recommended value is R 0 = 0 K. The final value of R 0 is normally fine-tuned with the series potentiometer, R X. b) Calculate value of C 0 from design equation () or from Figure 6 f S = f O : C 0 R 0 f S 50nF 0, 000, 000 6
17 c) Calculate R to set the bandwidth + f (See design equation 5): R R 0 f O f 0, 000, K Note: The total detection bandwidth covers the frequency range of f O + f d) Calculate value of C 0 for a given loop damping factor: Normally, = 0.5 is recommended. C 50 C pF R 400, Increasing C improves the out-of-band signal rejection, but increases the PLL capture time. e) Calculate value of the filter capacitor C D. To avoid chatter at the logic output, with R D = 470K, C D must be: C D 6 f 6 80nF 00 Increasing C D slows down the logic output response time. f) Fine tune center frequency with 5K potentiometer, R X. V CC V CC Loop Phase C VCO R 0.µF FSK Comp. Internal Reference R F 00K C F 0.µF LM34 Demodulated Output FM Input 0.µF 4 3 R 0 C Quad Phase 5 Lock Comp. LDOQ LDOQN Figure 3. Linear FM or Using XR- and an External Op Amp. (See Section on Design Equation for Component Values.) 7
18 Linear FM ion XR- can be used as a linear FM detector for a wide range of analog communications and telemetry applications. The recommended circuit connection for this application is shown in Figure 3. The demodulated output is taken from the loop phase detector output (pin ), through a post-detection filter made up of R F and C F, and an external buffer amplifier. This buffer amplifier is necessary because of the high impedance output at pin. Normally, a non-inverting unity gain op amp can be used as a buffer amplifier, as shown in Figure 3. The FM detector gain, i.e., the output voltage change per unit of FM deviation can be given as: V OUT R V REF 00 R 0 where VR is the internal reference voltage (V REF = V CC / - 650mV). For the choice of external components R, R 0, C D, C and C F, see the section on design equations. V + 0K 0K REF Voltage Output 0 Input 0K 0K B From VCO B Lock Filter 3 6 Lock Outputs 5 Internal Voltage Reference Input Preamplifier and Limiter Quadrature Phase or Lock Comparator K K A Timing Capacitor 3 C0 4 B B A A From VCO A Loop or Output 8 FSK Comparator Input 7 FSK Data Output 4 Ground R 0 Timing Resistor Voltage Controlled Oscillator 8K Loop Phase or FSK Comparator Figure 4. Equivalent Schematic Diagram 8
19 4 LEAD CERAMIC DUAL-IN-LINE (300 MIL CDIP) Rev E D E Base Plane A A Seating Plane L B e B α c INCHES MILLIMETERS SYMBOL MIN MAX MIN MAX A A B B c D E E BSC 7.6 BSC e 0.00 BSC.54 BSC L α Note: The control dimension is the inch column 9
20 4 LEAD PLASTIC DUAL-IN-LINE (300 MIL PDIP) Rev E D E Seating Plane A L B e B A A α e A e B C INCHES MILLIMETERS SYMBOL MIN MAX MIN MAX A A A B B C D E E e 0.00 BSC.54 BSC e A BSC 7.6 BSC e B L α Note: The control dimension is the inch column 0
21 4 LEAD SMALL OUTLINE (50 MIL JEDEC SOIC) Rev..00 D 4 8 E H 7 Seating Plane C A α e B A L INCHES MILLIMETERS SYMBOL MIN MAX MIN MAX A A B C D E e BSC.7 BSC H L α Note: The control dimension is the millimeter column
22 Notes
23 Notes 3
24 NOTICE EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user s specific application. While the information in this publication has been carefully checked; no responsibility, however, is assumed for inaccuracies. EXAR Corporation does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless EXAR Corporation receives, in writing, assurances to its satisfaction that: (a) the risk of injury or damage has been minimized; (b) the user assumes all such risks; (c) potential liability of EXAR Corporation is adequately protected under the circumstances. Copyright 995 EXAR Corporation Datasheet June 997 Reproduction, in part or whole, without the prior written consent of EXAR Corporation is prohibited. 4
FSK DEMODULATOR / TONE DECODER
FSK DEMODULATOR / TONE DECODER GENERAL DESCRIPTION The is a monolithic phase-locked loop (PLL) system especially designed for data communications. It is particularly well suited for FSK modem applications,
More informationXR-2206 Monolithic Function Generator
...the analog plus company TM XR-0 Monolithic Function Generator FEATURES Low-Sine Wave Distortion 0.%, Typical Excellent Temperature Stability 0ppm/ C, Typical Wide Sweep Range 000:, Typical Low-Supply
More informationDistributed by: www.jameco.com -00-3- The content and copyrights of the attached material are the property of its owner. ...the analog plus company TM XR-0 Monolithic Function Generator FEATURES Low-Sine
More informationXR-2207 Voltage-Controlled Oscillator
...the analog plus company TM Voltage-Controlled Oscillator FETURES Excellent Temperature Stability (20ppm/ C) Linear Frequency Sweep djustable Duty Cycle (0.% to.%) Two or Four Level FSK Capability Wide
More informationXR-8038A Precision Waveform Generator
...the analog plus company TM XR-0A Precision Waveform Generator FEATURES APPLICATIONS June 1- Low Frequency Drift, 50ppm/ C, Typical Simultaneous, Triangle, and Outputs Low Distortion - THD 1% High FM
More informationXR-215A Monolithic Phase Locked Loop
...the analog plus company TM XR-21A Monolithic Phase Locked Loop FEATURES APPLICATIONS June 1997-3 Wide Frequency Range: 0.Hz to 2MHz Wide Supply Voltage Range: V to 26V Wide Dynamic Range: 300V to 3V,
More informationXR-4151 Voltage-to-Frequency Converter
...the analog plus company TM XR-45 Voltage-to-Frequency Converter FEATURES APPLICATIONS June 99- Single Supply Operation (+V to +V) Voltage-to-Frequency Conversion Pulse Output Compatible with All Logic
More informationXRT6164A Digital Line Interface Transceiver
Digital Line Interface Transceiver October 2007 FEATURES Single 5V Supply Compatible with CCITT G.703 64Kbps Co- Directional Interface Recommendation When Used With Either XRT6165 or XRT6166 Low Power
More informationLM565/LM565C Phase Locked Loop
LM565/LM565C Phase Locked Loop General Description The LM565 and LM565C are general purpose phase locked loops containing a stable, highly linear voltage controlled oscillator for low distortion FM demodulation,
More informationPhase-locked loop PIN CONFIGURATIONS
NE/SE DESCRIPTION The NE/SE is a versatile, high guaranteed frequency phase-locked loop designed for operation up to 0MHz. As shown in the Block Diagram, the NE/SE consists of a VCO, limiter, phase comparator,
More informationLM565 LM565C Phase Locked Loop
LM565 LM565C Phase Locked Loop General Description The LM565 and LM565C are general purpose phase locked loops containing a stable highly linear voltage controlled oscillator for low distortion FM demodulation
More informationCDK bit, 1 GSPS, Flash A/D Converter
CDK1303 8-bit, 1 GSPS, Flash A/D Converter FEATURES n 1:2 Demuxed ECL compatible outputs n Wide input bandwidth 900MHz n Low input capacitance 15pF n Metastable errors reduced to 1 LSB n Gray code output
More informationPower Supply Input Signal Level Power Dissipation Ceramic Package: 0.01 Hz to 300 khz 4.5V to 20V. Plastic Package:
XR 2211 FSK Dell1odulator/Tone Decoder The XR-22ll is a monolithic phase-locked loop (PLL) system especially designed for data communications. t is particularly well suited for FSK modem applications.
More information5 A SPX29501/02. Now Available in Lead Free Packaging
November 2008 5 A P SPX29501/02 5A Low Dropout Voltage Regulator Rev. B FEATURES Adjustable Output Down to 1.25V 1% Output Accuracy Output Current of 5A Low Dropout Voltage: 420mV @ 5A Tight Line Regulation:
More informationCLC2058 Dual 4V to 36V Amplifier
Comlinear CLC8 Dual 4V to 6V Amplifier FEATURES n Unity gain stable n db voltage gain n.mhz gain bandwidth product n.mω input resistance n db power supply rejection ratio n 9dB common mode rejection ratio
More informationVoltage-to-Frequency and Frequency-to-Voltage CONVERTER
Voltage-to-Frequency and Frequency-to-Voltage CONVERTER FEATURES OPERATION UP TO 00kHz EXCELLENT LINEARITY ±0.0% max at 0kHz FS ±0.0% max at 00kHz FS V/F OR F/V CONVERSION MONOTONIC VOLTAGE OR CURRENT
More informationDual Low Offset, Low Power Operational Amplifier OP200
Dual Low Offset, Low Power Operational Amplifier OP200 FEATURES Low input offset voltage: 75 μv maximum Low offset voltage drift, over 55 C < TA < +25 C 0.5 μv/ C maximum Low supply current (per amplifier):
More informationQuad Picoampere Input Current Bipolar Op Amp AD704
a FEATURES High DC Precision 75 V Max Offset Voltage V/ C Max Offset Voltage Drift 5 pa Max Input Bias Current.2 pa/ C Typical I B Drift Low Noise.5 V p-p Typical Noise,. Hz to Hz Low Power 6 A Max Supply
More informationML4818 Phase Modulation/Soft Switching Controller
Phase Modulation/Soft Switching Controller www.fairchildsemi.com Features Full bridge phase modulation zero voltage switching circuit with programmable ZV transition times Constant frequency operation
More informationImproved Second Source to the EL2020 ADEL2020
Improved Second Source to the EL ADEL FEATURES Ideal for Video Applications.% Differential Gain. Differential Phase. db Bandwidth to 5 MHz (G = +) High Speed 9 MHz Bandwidth ( db) 5 V/ s Slew Rate ns Settling
More informationQuad Picoampere Input Current Bipolar Op Amp AD704
a FEATURES High DC Precision 75 V max Offset Voltage V/ C max Offset Voltage Drift 5 pa max Input Bias Current.2 pa/ C typical I B Drift Low Noise.5 V p-p typical Noise,. Hz to Hz Low Power 6 A max Supply
More informationSingle Supply, Rail to Rail Low Power FET-Input Op Amp AD820
a FEATURES True Single Supply Operation Output Swings Rail-to-Rail Input Voltage Range Extends Below Ground Single Supply Capability from + V to + V Dual Supply Capability from. V to 8 V Excellent Load
More informationQuad Picoampere Input Current Bipolar Op Amp AD704
a FEATURES High DC Precision 75 V Max Offset Voltage V/ C Max Offset Voltage Drift 5 pa Max Input Bias Current.2 pa/ C Typical I B Drift Low Noise.5 V p-p Typical Noise,. Hz to Hz Low Power 6 A Max Supply
More informationTL494M PULSE-WIDTH-MODULATION CONTROL CIRCUIT
Complete PWM Power Control Circuitry Uncommitted Outputs for 00-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationSP26LV432 HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE RECEIVER
HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE RECEIVER JUNE 2011 REV. 1.0.1 GENERAL DESCRIPTION The SP26LV432 is a quad differential line receiver with three-state outputs designed to meet the EIA specifications
More informationLow Cost, General Purpose High Speed JFET Amplifier AD825
a FEATURES High Speed 41 MHz, 3 db Bandwidth 125 V/ s Slew Rate 8 ns Settling Time Input Bias Current of 2 pa and Noise Current of 1 fa/ Hz Input Voltage Noise of 12 nv/ Hz Fully Specified Power Supplies:
More informationSingle-Supply, Rail-to-Rail, Low Power, FET Input Op Amp AD820
Single-Supply, Rail-to-Rail, Low Power, FET Input Op Amp AD820 FEATURES True single-supply operation Output swings rail-to-rail Input voltage range extends below ground Single-supply capability from 5
More informationSingle Supply, Rail to Rail Low Power FET-Input Op Amp AD820
a FEATURES True Single Supply Operation Output Swings Rail-to-Rail Input Voltage Range Extends Below Ground Single Supply Capability from V to V Dual Supply Capability from. V to 8 V Excellent Load Drive
More informationXR1009, XR mA, 35MHz Rail-to-Rail Amplifiers
0.2mA, 35MHz RailtoRail Amplifiers General Description The XR1009 (single) and XR2009 (dual) are ultralow power, low cost, voltage feedback amplifiers. These amplifiers use only 208μA of supply current
More informationHigh Common-Mode Rejection. Differential Line Receiver SSM2141 REV. B FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection
a FEATURES High Common-Mode Rejection DC: 100 db typ 60 Hz: 100 db typ 20 khz: 70 db typ 40 khz: 62 db typ Low Distortion: 0.001% typ Fast Slew Rate: 9.5 V/ s typ Wide Bandwidth: 3 MHz typ Low Cost Complements
More information1A 1.5MHz PFM/PWM Synchronous Step-Down Converter. January 2014 Rev FEATURES. Fig. 1: XRP6658 Application Diagram
January 2014 Rev. 1.6.0 GENERAL DESCRIPTION The XRP6658 is a synchronous current mode PWM step down (buck) converter capable of delivering up to 1 Amp of current and optimized for portable battery-operated
More informationPrecision, Low Power, Micropower Dual Operational Amplifier OP290
Precision, Low Power, Micropower Dual Operational Amplifier OP9 FEATURES Single-/dual-supply operation:. V to 3 V, ±.8 V to ±8 V True single-supply operation; input and output voltage Input/output ranges
More informationNE/SE5539 High frequency operational amplifier
RF COMMUNICATIONS PRODUCTS April 15, 1992 IC11 Philips Semiconductors DESCRIPTION The is a very wide bandwidth, high slew rate, monolithic operational amplifier for use in video amplifiers, RF amplifiers,
More informationHigh Speed, Low Power Dual Op Amp AD827
a FEATURES High Speed 50 MHz Unity Gain Stable Operation 300 V/ms Slew Rate 120 ns Settling Time Drives Unlimited Capacitive Loads Excellent Video Performance 0.04% Differential Gain @ 4.4 MHz 0.198 Differential
More informationCLC2011, CLC4011 Low Power, Low Cost, Rail-to-Rail I/O Amplifiers
Low Power, Low Cost, Rail-to-Rail I/O Amplifiers General Description The CLC2011 (dual) and CLC4011 (quad) are ultra-low cost, low power, voltage feedback amplifiers. At 2.7V, the CLCx011 family uses only
More informationVoltage-to-Frequency and Frequency-to-Voltage CONVERTER
Voltage-to-Frequency and Frequency-to-Voltage CONVERTER FEATURES OPERATION UP TO 500kHz EXCELLENT LINEARITY ±0.0% max at 0kHz FS ±0.05% max at 00kHz FS V/F OR F/V CONVERSION MONOTONIC VOLTAGE OR CURRENT
More informationLM392/LM2924 Low Power Operational Amplifier/Voltage Comparator
LM392/LM2924 Low Power Operational Amplifier/Voltage Comparator General Description The LM392 series consists of 2 independent building block circuits. One is a high gain, internally frequency compensated
More informationCLC1200 Instrumentation Amplifier
CLC2 Instrumentation Amplifier General Description The CLC2 is a low power, general purpose instrumentation amplifier with a gain range of to,. The CLC2 is offered in 8-lead SOIC or DIP packages and requires
More informationLM6118/LM6218 Fast Settling Dual Operational Amplifiers
Fast Settling Dual Operational Amplifiers General Description The LM6118/LM6218 are monolithic fast-settling unity-gain-compensated dual operational amplifiers with ±20 ma output drive capability. The
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. LM392 Low Power Operational Amplifier/Voltage Comparator General Description
More informationSeptember 2010 Rev FEATURES. Fig. 1: XRP431L Application Diagram
September 2010 Rev. 1.2.0 GENERAL DESCRIPTION The XRP431L is a three-terminal adjustable shunt voltage regulator providing a highly accurate bandgap reference. The XRP431L acts as an open-loop error amplifier
More informationXRD5408/10/12. 5V, Low Power, Voltage Output Serial 8/10/12-Bit DAC Family FEATURES APPLICATIONS
5V, Low Power, Voltage Output Serial 8/10/12-Bit DAC Family May 2000-2 FEATURES D 8/10/12-Bit Resolution D Operates from a Single 5V Supply D Buffered Voltage Output: 13µs Typical Settling Time D 240µW
More informationLM193A/293/A/393/A/2903 Low power dual voltage comparator
INTEGRATED CIRCUITS Supersedes data of 2002 Jan 22 2002 Jul 12 DESCRIPTION The LM193 series consists of two independent precision voltage comparators with an offset voltage specification as low as 2.0
More informationLM118/LM218/LM318 Operational Amplifiers
LM118/LM218/LM318 Operational Amplifiers General Description The LM118 series are precision high speed operational amplifiers designed for applications requiring wide bandwidth and high slew rate. They
More informationOBSOLETE. Low Cost Quad Voltage Controlled Amplifier SSM2164 REV. 0
a FEATURES Four High Performance VCAs in a Single Package.2% THD No External Trimming 12 db Gain Range.7 db Gain Matching (Unity Gain) Class A or AB Operation APPLICATIONS Remote, Automatic, or Computer
More informationGENERAL DESCRIPTION APPLICATIONS FEATURES TYPICAL APPLICATION DIAGRAM
April 2009 Rev. 2.0.0 GENERAL DESCRIPTION The SPX431A is a three-terminal adjustable shunt voltage regulator providing a highly accurate bandgap reference. The SPX431A acts as an open-loop error amplifier
More informationLM193/LM293/LM393/LM2903 Low Power Low Offset Voltage Dual Comparators
LM193/LM293/LM393/LM2903 Low Power Low Offset Voltage Dual Comparators General Description The LM193 series consists of two independent precision voltage comparators with an offset voltage specification
More informationOP SPECIFICATIONS ELECTRICAL CHARACTERISTICS (V S = ± V, T A = C, unless otherwise noted.) OPA/E OPF OPG Parameter Symbol Conditions Min Typ Max Min T
a FEATURES Excellent Speed:. V/ms Typ Fast Settling (.%): ms Typ Unity-Gain Stable High-Gain Bandwidth: MHz Typ Low Input Offset Voltage: mv Max Low Offset Voltage Drift: mv/ C Max High Gain: V/mV Min
More informationOBSOLETE. High-Speed, Dual Operational Amplifier OP271 REV. A. Figure 1. Simplified Schematic (One of the two amplifiers is shown.
a FEATURES Excellent Speed:. V/ms Typ Fast Settling (.%): ms Typ Unity-Gain Stable High-Gain Bandwidth: MHz Typ Low Input Offset Voltage: mv Max Low Offset Voltage Drift: mv/ C Max High Gain: V/mV Min
More information150MHz phase-locked loop
DESCRIPTION The NE568A is a monolithic phase-locked loop (PLL) which operates from Hz to frequencies in excess of 50MHz and features an extended supply voltage range and a lower temperature coefficient
More informationSelf-Contained Audio Preamplifier SSM2019
a FEATURES Excellent Noise Performance:. nv/ Hz or.5 db Noise Figure Ultra-low THD:
More informationD Cascadable D No External Components Needed D Lock Detect Indication Pin APPLICATIONS
Clock Synchronizer/Adapter for Communications September 2006 FEATURES D Clock Adaptation for Most Popular Telecommunication Frequencies D Wide Input Frequency Range D Programmable Output Frequencies D
More informationUniversal Input Switchmode Controller
End of Life. Last Available Purchase Date is 31-Dec-2014 Si9120 Universal Input Switchmode Controller FEATURES 10- to 450-V Input Range Current-Mode Control 125-mA Output Drive Internal Start-Up Circuit
More informationPIN CONFIGURATIONS FEATURES APPLICATION ORDERING INFORMATION. FE, N Packages
DESCRIPTION The are monolithic sample-and-hold circuits which utilize high-voltage ion-implant JFET technology to obtain ultra-high DC accuracy with fast acquisition of signal and low droop rate. Operating
More informationXR FSK Modem Filter FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION FEATURES ORDERING INFORMATION APPLICATIONS SYSTEM DESCRIPTION
FSK Modem Filter GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM The XR-2103 is a Monolithic Switched-Capacitor Filter designed to perform the complete filtering function necessary for a Bell 103 Compatible
More informationVoltage-to-Frequency and Frequency-to-Voltage Converter ADVFC32
a FEATURES High Linearity 0.01% max at 10 khz FS 0.05% max at 100 khz FS 0.2% max at 500 khz FS Output TTL/CMOS Compatible V/F or F/V Conversion 6 Decade Dynamic Range Voltage or Current Input Reliable
More informationLM146/LM346 Programmable Quad Operational Amplifiers
LM146/LM346 Programmable Quad Operational Amplifiers General Description The LM146 series of quad op amps consists of four independent, high gain, internally compensated, low power, programmable amplifiers.
More informationXRT7295AE E3 (34.368Mbps) Integrated line Receiver
E3 (34.368Mbps) Integrated line Receiver FEATURES APPLICATIONS March 2003 Fully Integrated Receive Interface for E3 Signals Integrated Equalization (Optional) and Timing Recovery Loss-of-Signal and Loss-of-Lock
More informationQuad 7 ns Single Supply Comparator AD8564
Quad 7 ns Single Supply Comparator AD8564 FEATURES 5 V single-supply operation 7 ns propagation delay Low power Separate input and output sections TTL/CMOS logic-compatible outputs Wide output swing TSSOP,
More informationGENERAL DESCRIPTION APPLICATIONS FEATURES TYPICAL APPLICATION DIAGRAM
October 2012 Rev. 1.2.0 GENERAL DESCRIPTION The XRP2997 is a Double Data Rate (DDR) termination voltage regulator supporting all power requirements of DDR I, II and III memories and is capable of sinking
More informationLF353 Wide Bandwidth Dual JFET Input Operational Amplifier
LF353 Wide Bandwidth Dual JFET Input Operational Amplifier General Description These devices are low cost, high speed, dual JFET input operational amplifiers with an internally trimmed input offset voltage
More informationHigh Speed, Low Power Dual Op Amp AD827
a FEATURES HIGH SPEED 50 MHz Unity Gain Stable Operation 300 V/ s Slew Rate 120 ns Settling Time Drives Unlimited Capacitive Loads EXCELLENT VIDEO PERFORMANCE 0.04% Differential Gain @ 4.4 MHz 0.19 Differential
More informationLM567/LM567C Tone Decoder
LM567/LM567C Tone Decoder General Description The LM567 and LM567C are general purpose tone decoders designed to provide a saturated transistor switch to ground when an input signal is present within the
More informationNovember 2011 Rev FEATURES. Fig. 1: XRP6272 Application Diagram
November 2011 Rev. 1.2.0 GENERAL DESCRIPTION The XRP6272 is a low dropout voltage regulator capable of a constant output current up to 2 Amps. A wide 1.8V to 6V input voltage range allows for single supply
More informationSeptember 2010 Rev FEATURES. Fig. 1: XRP6668 Application Diagram
September 2010 Rev. 1.0.0 GENERAL DESCRIPTION The XRP6668 is a dual channel synchronous current mode PWM step down (buck) converter capable of delivering up to 1 Amp of current per channel and optimized
More informationLM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13700 series consists of two current controlled transconductance amplifiers, each with
More informationHigh Common-Mode Voltage Difference Amplifier AD629
a FEATURES Improved Replacement for: INAP and INAKU V Common-Mode Voltage Range Input Protection to: V Common Mode V Differential Wide Power Supply Range (. V to V) V Output Swing on V Supply ma Max Power
More informationLM567/LM567C Tone Decoder
LM567/LM567C Tone Decoder General Description The LM567 and LM567C are general purpose tone decoders designed to provide a saturated transistor switch to ground when an input signal is present within the
More informationQuad Low Offset, Low Power Operational Amplifier OP400
Quad Low Offset, Low Power Operational Amplifier OP4 FEATURES Low input offset voltage 5 μv max Low offset voltage drift over 55 C to 25 C,.2 pv/ C max Low supply current (per amplifier) 725 μa max High
More informationDual Precision, Low Cost, High Speed BiFET Op Amp AD712-EP
Dual Precision, Low Cost, High Speed BiFET Op Amp FEATURES Supports defense and aerospace applications (AQEC standard) Military temperature range ( 55 C to +125 C) Controlled manufacturing baseline One
More informationPrecision, 16 MHz CBFET Op Amp AD845
a FEATURES Replaces Hybrid Amplifiers in Many Applications AC PERFORMANCE: Settles to 0.01% in 350 ns 100 V/ s Slew Rate 12.8 MHz Min Unity Gain Bandwidth 1.75 MHz Full Power Bandwidth at 20 V p-p DC PERFORMANCE:
More informationTL494C, TL494I, TL494M, TL494Y PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Circuitry Uncommitted Outputs for 00-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationHigh Speed BUFFER AMPLIFIER
High Speed BUFFER AMPLIFIER FEATURES WIDE BANDWIDTH: MHz HIGH SLEW RATE: V/µs HIGH OUTPUT CURRENT: 1mA LOW OFFSET VOLTAGE: 1.mV REPLACES HA-33 IMPROVED PERFORMANCE/PRICE: LH33, LTC11, HS APPLICATIONS OP
More informationTL594C, TL594I, TL594Y PULSE-WIDTH-MODULATION CONTROL CIRCUITS
Complete PWM Power Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse at Either
More informationLM193/LM293/LM393/LM2903 Low Power Low Offset Voltage Dual Comparators
Low Power Low Offset Voltage Dual Comparators General Description The LM193 series consists of two independent precision voltage comparators with an offset voltage specification as low as 2.0 mv max for
More informationLow Cost 10-Bit Monolithic D/A Converter AD561
a FEATURES Complete Current Output Converter High Stability Buried Zener Reference Laser Trimmed to High Accuracy (1/4 LSB Max Error, AD561K, T) Trimmed Output Application Resistors for 0 V to +10 V, 5
More informationLM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13600 series consists of two current controlled transconductance amplifiers each with
More informationLM2907/LM2917 Frequency to Voltage Converter
LM2907/LM2917 Frequency to Voltage Converter General Description The LM2907, LM2917 series are monolithic frequency to voltage converters with a high gain op amp/comparator designed to operate a relay,
More informationNE/SE5539 High frequency operational amplifier
INTEGRATED CIRCUITS Supersedes data of 2001 Aug 03 File under Integrated Circuits, IC11 Data Handbook 2002 Jan 25 DESCRIPTION The is a very wide bandwidth, high slew rate, monolithic operational amplifier
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. LMC567 Low Power Tone Decoder General Description The LMC567 is a low power
More informationHigh Speed, Low Power Dual Op Amp AD827
a FEATURES High Speed 50 MHz Unity Gain Stable Operation 300 V/ms Slew Rate 120 ns Settling Time Drives Unlimited Capacitive Loads Excellent Video Performance 0.04% Differential Gain @ 4.4 MHz 0.198 Differential
More information10-Bit µp-compatible D/A converter
DESCRIPTION The is a microprocessor-compatible monolithic 10-bit digital-to-analog converter subsystem. This device offers 10-bit resolution and ±0.1% accuracy and monotonicity guaranteed over full operating
More informationTL494 Pulse - Width- Modulation Control Circuits
FEATURES Complete PWM Power Control Circuitry Uncommitted Outputs for 200 ma Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double Pulse
More information12-Bit Successive-Approximation Integrated Circuit ADC ADADC80
2-Bit Successive-Approximation Integrated Circuit ADC FEATURES True 2-bit operation: maximum nonlinearity ±.2% Low gain temperature coefficient (TC): ±3 ppm/ C maximum Low power: 8 mw Fast conversion time:
More informationPortable Media Players Bluetooth Devices Portable Instruments
SP6669 1.5MHZ, 600mA SYNCHRONOUS STEP DOWN CONVERTER FEATURES Up to 600mA Output Current Up to 95% Efficiency 1.5MHz Constant Frequency Operation Low Dropout Operation Mode: 100% Duty Cycle Output Voltages
More informationSP339E RS-232/RS-485/RS-422 TRANSCEIVER WITH INTERNAL TERMINATION
RS-232/RS-485/RS-422 TRANSCEIVER WITH INTERNAL TERMINATION DECEMBER 2011 REV. 1.0.1 GENERAL DESCRIPTION The SP339 is an advanced multiprotocol transceiver supporting RS-232, RS-485, and RS-422 serial standards
More informationHigh Speed 12-Bit Monolithic D/A Converters AD565A/AD566A
a FEATURES Single Chip Construction Very High Speed Settling to 1/2 AD565A: 250 ns max AD566A: 350 ns max Full-Scale Switching Time: 30 ns Guaranteed for Operation with 12 V (565A) Supplies, with 12 V
More informationRC4136 General Performance Quad 741 Operational Amplifier
RC General Performance Quad 7 Operational Amplifier www.fairchildsemi.com Features Unity gain bandwidth MHz Short circuit protection No frequency compensation required No latch-up Large common mode and
More informationKM4110/KM mA, Low Cost, +2.7V & +5V, 75MHz Rail-to-Rail Amplifiers
+ + www.fairchildsemi.com KM411/KM41.5mA, Low Cost, +.7V & +5V, 75MHz Rail-to-Rail Amplifiers Features 55µA supply current 75MHz bandwidth Power down to I s = 33µA (KM41) Fully specified at +.7V and +5V
More informationCONNECTION DIAGRAMS TO-99 (H) Package. 8-Lead Plastic Mini-DIP (N) 8-Lead SOIC (R) Package and 8-Lead Cerdip (Q) Packages
FEATURES AC PERFORMANCE 500 ns Settling to 0.01% for 10 V Step 1.5 s Settling to 0.0025% for 10 V Step 75 V/ s Slew Rate 0.0003% Total Harmonic Distortion (THD) 13 MHz Gain Bandwidth Internal Compensation
More informationHigh Speed PWM Controller
High Speed PWM Controller FEATURES Compatible with Voltage or Current Mode Topologies Practical Operation Switching Frequencies to 1MHz 50ns Propagation Delay to Output High Current Dual Totem Pole Outputs
More informationUltrahigh Speed Phase/Frequency Discriminator AD9901
a FEATURES Phase and Frequency Detection ECL/TTL/CMOS Compatible Linear Transfer Function No Dead Zone MIL-STD-883 Compliant Versions Available Ultrahigh Speed Phase/Frequency Discriminator AD9901 PHASE-LOCKED
More information74VHC4046 CMOS Phase Lock Loop
74VHC4046 CMOS Phase Lock Loop General Description The 74VHC4046 is a low power phase lock loop utilizing advanced silicon-gate CMOS technology to obtain high frequency operation both in the phase comparator
More informationLM219/LM319 Dual voltage comparator INTEGRATED CIRCUITS. Product data Supersedes data of 1994 Aug 31 File under Integrated Circuits, IC11 Handbook
INTEGRATED CIRCUITS Supersedes data of 1994 Aug 31 File under Integrated Circuits, IC11 Handbook 21 Aug 3 DESCRIPTION The series are precision high-speed dual comparators fabricated on a single monolithic
More informationTL082 Wide Bandwidth Dual JFET Input Operational Amplifier
TL082 Wide Bandwidth Dual JFET Input Operational Amplifier General Description These devices are low cost, high speed, dual JFET input operational amplifiers with an internally trimmed input offset voltage
More informationDual Picoampere Input Current Bipolar Op Amp AD706. Data Sheet. Figure 1. Input Bias Current vs. Temperature
Data Sheet Dual Picoampere Input Current Bipolar Op Amp Rev. F Document Feedback Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by
More informationLow Cost, Precision JFET Input Operational Amplifiers ADA4000-1/ADA4000-2/ADA4000-4
Low Cost, Precision JFET Input Operational Amplifiers ADA-/ADA-/ADA- FEATURES High slew rate: V/μs Fast settling time Low offset voltage:.7 mv maximum Bias current: pa maximum ± V to ±8 V operation Low
More information+5 V Powered RS-232/RS-422 Transceiver AD7306
a FEATURES RS-3 and RS- on One Chip Single + V Supply. F Capacitors Short Circuit Protection Excellent Noise Immunity Low Power BiCMOS Technology High Speed, Low Skew RS- Operation C to + C Operations
More informationLM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13700 series consists of two current controlled transconductance amplifiers, each with
More informationUniversal Input Switchmode Controller
Universal Input Switchmode Controller Si9120 FEATURES 10- to 0- Input Range Current-Mode Control 12-mA Output Drive Internal Start-Up Circuit Internal Oscillator (1 MHz) and DESCRIPTION The Si9120 is a
More information