BI-DIRECTIONAL MIXED SIGNAL CONNECTION MODULES FOR AUTOMATIC INSERTION
|
|
- Juliet Katherine Austin
- 5 years ago
- Views:
Transcription
1 BI-DIRECTIONAL MIXED SIGNAL CONNECTION MODULES FOR AUTOMATIC INSERTION Olaf Zinke Caence Design Systems San Diego, CA, USA Abstract Efficient simulation of mie signal esigns requires the ability to quickly echange analog an igital representations of a cell uring the esign an verification process. For the interconnection between analog nets an igital signals, connect moules are use. Mostly these connections elements are limite to being uni-irectional when inserte automatically. The paper escribes how true bi-irectional connect moules can be realie in VERILOG-AMS by using special language features. Introuction It is common to simulate analog an igital represente parts of a SOC simultaneously using Mie Signal Simulators like the Caence AMS Simulator. Mostly mie signal stanar languages (VERILOG-AMS, VHDL-AMS) are use throughout such esigns. They escribe the structure as well as the behavior of the esign or IC. The simulation tool ecies base on the kin of escription insie of the moel or of a part of the moel, which structure or behavior will be evaluate in the igital omain or in the analog omain uring the mie signal simulation. What about when analog an igital interconnect? - At these connection points iscrete igital signals have to be transforme into continuous analog information an vice versa. Both VERILOG-AMS an VHDL-AMS are capable escribing of such interaction behavior. Both are true mie signal languages with moel-internal cross-omain rea access of values. VHDL-AMS requires manual or netlister base insertion of these connection elements, whereat types an natures must match or be compatible (). VERILOG-AMS with its aitional automatic insertion of connect elements uring the esign elaboration phase gives the user more fleibility in terms of using the language as a esign language. The user is able to echange the implementation of a moel very quickly without the necessity of an afterwars manual type-matching or renetlisting of major parts of the esign. The user just interconnects igital an analog wires in the schematic or in the tet base esign an specifies the rules efining what connect moules shoul be use for the possible cases of inter-connection. During esign elaboration the isciplines get resolve an base on that the connect moules get inserte following the above mentione connect rules (). This paper talks about connect element moeling in VERILOG- AMS. Uni-Directional an Bi-Directional Connect Elements In a simple mie signal case analog nets an igital signals are connecte an only one of them is riving the other one. The connection is uni-irectional. In the A-to-D case the connection element etects the analog voltage level an applies the appropriate logic state to the igital receivers. In the D-to-A case the connection element reas the state of the igital rivers at the input of the connection element an applies the voltage to the analog output net accoringly. The connection moule features built into the VERILOG-AMS language enhance the D-to-A case by aing the capability of applying a ifferent state than what the output of the igital river elivers to the igital receivers being on the same wire like the igital rivers an the logic input of the connection element. This is useful for eample, applying elay time cause by a certain analog loa on a igital net. Because of the efinition of the VERILOG-AMS language this is possible with connection moules having one single input pin. Especially in large SOC esigns a thir case is very common. There are blocks, represente as analog behavioral or as schematic, connecte to bi-irectional communication or ata busses. That is, the analog block receives information an is also able to s information over the same connection. On the igital sie there coul be several blocks with INOUT connections at this bus. Each bus wire nees an INOUT connection moule. The ifficulty is that the connection moule for automatic insertion uring the elaboration phase can only have one pin on the logic sie. That is, the connect moule nees to be able to rea an write at the same time via one single port to ensure true bi-irectional behavior. Uni-Directional Eample In the uni-irectional analog-to-igital (a) case every change of the igital input state is etecte. The input state information is use to control voltage an impeance of the analog output. In the simplest case the output structure consists of a controlle ieal voltage source an a controlle serial output resistor. The iscrete real variables rset an vset (see EXAMPLE I) are set to the output impeance an output voltage levels that represent the analog output behavior for the given igital input state. Both trigger transition functions. A change of vset lets the ieal voltage source V() change to the appropriate voltage level with the specifie rise/fall time. At the same time a change of rset triggers the transition of the output resistance R = V(, aval) / I(, aval).
2 EXAMPLE I SIMPLE DIGITAL-TO-ANALOG CONNECT MODULE `inclue "isciplines.vams" `timescale ns / ps connectmoule a(val, aval); input Val; output aval; logic Val; electrical aval; // parameter eclaration an initialiation not shown begin case(val) 'b: begin vset=vlrive;rset=rlrive; 'b: begin vset=vhrive;rset=rhrive; 'b: begin vset=vrive;rset=rrive; 'b: begin vset=vrive;rset=rrive; case analog begin V() <+ transition(vset,,vrise,vfall); I(,aVal) <+ V(,aVal) / transition(rset,,rrise,rfall); moule Creating a Bi-Directional Connect Moule In the above eample there was no feeback from the analog sie back to the igital sie. The connection was uniirectional. In cases like shown in Fig. the connect moule has to work in both irections. How can we fee back information equivalent to the analog solution to the igital sie? The iea is to use the river/receiver segregation feature of the VERILOG-AMS language. Digital rivers an receivers are separate at igital wires connecte to connect moules. The connect moule etects what state the igital rivers connecte to the igital wire apply. Using this information an other conitions the connect moule can ecie what logic state the igital receivers connecte to the same wire will actually see. the right river strength at the analog output noe. The an states shoul apply an appropriate voltage Vout via a lower resistance Rout to the analog output noe, Z shoul apply a voltage in a high resistive way, which coul vary epent on the process an is parameterie (Fig. ). The unefine X state is hanle in a special way. If riven to the logic input of the connection moule, an X is irectly applie to the igital receivers. In this case the voltage source an resistance applie to the analog output noe will be set by user-efine parameters. Because there is no unefine state in the continuous analog omain, it is the choice of the simulation user to ecie about the voltage he wants having generate in this case. He may want to apply this voltage in a very low resistive way to force the analog voltage settling at the esire voltage level relatively inepent of the behavior of the connecte analog circuitry. B. From Analog to Digital The analog solver of the mie signal simulator resolves the analog output noe of the connection element uner the full recognition of the internal supply network an the analog structure of the connecte analog cells. The resulting voltage V(aVal) from aval to groun an current flow through Rout an through the Vout source represent the logic resolution on the analog sie of the wire. This logic resolution available as analog voltage/current information is etecte by the connection moule (Val_out) an fe back to the receivers in the logic block connecte to this INOUT wire. Val Val_out = f(v(aval), I(aVal)) Rout=f(Val_in) Vout=f(Val_in) I(aVal) V(aVal) aval electrical network Verilog(D) structure Fig. Bi-Directional Connect Moule Fig. + - Bi-Directional Connection A. From Digital to Analog Assuming for the moment there is only one logic block connecte to the wire, the connection moule inserte for this wire reas what the igital block rives on the net. The state coul be an active or, a Z or it coul be unefine X. This information nees to be translate to analog an applie with If the voltage at the analog connection is below the - threshol or above the -threshol, the an states are assigne to the igital INOUT port accoringly. If Vout leaves the or range i.e. after a rising ege of the igital input signal was etecte, Val_out stays unchange for the first moment. If the voltage remains in the X-range for longer than a preset time limit elay the output Val_out will change to X an stay X until the voltage moves back into the or range. This way too slow rise or fall transitions get etecte. This mechanism is able to etect the Z-conition at the analog connection moule noe as well. Therefore the current information is use. Detection is possible only if the esignate Z-voltage recognition level is within the X-range. If this is the case when a Z is etecte at the igital input an the absolute current into the analog connect moule port is less than a certain limit, then Val_out will be set to Z.
3 C. Implementation The statement Assign Val=Valout applies the igital output state to the receiver connecte to the logic INOUT port of the connect moule (Eample II). Cross statements are use for a precise etection of the voltage an the current threshol crossings relate to the analog connect moule port. The signals vstate an istate are use to monitor the analog output voltage an current. EXAMPLE II BASIC BI-DIRECTIONAL CONNECT MODULE `inclue "isciplines.vams" `timescale ns / ps connectmoule biir(aval, Val); inout aval, Val; electrical aval; logic Val; parameter real mahizcurrent =.u; parameter real elay = ; parameter real elay =.5 * elay; EXAMPLE II CONTINUED outofzcurrent=; begin istate=; outofzcurrent=; or istate) begin case(vstate) : Valout= (Val==='b)? 'b : 'b; : Valout= ((istate==='b)&(val==='b))?'b:'b; : Valout= (Val==='b)? 'b : 'b; case analog begin V() <+ transition(vset,,vrise,vfall); I(,aVal) <+ V(,aVal) / transition(rset,,rrise,rfall); moule // some parameter eclarations not shown electrical ; reg Valout, istate, inxrange, outofzcurrent; logic Valout; real vset, rset; integer vstate; assign Val = Valout; // initialiation not shown case(val) 'b: begin 'b: begin 'b: begin begin vset=vlrive;rset=rlrive; vset=vhrive;rset=rhrive; vset=vrive;rset=rrive; Valout='b; 'b: begin vset=vrive;rset=rrive; case begin vstate=; inxrange=; inxrange=; inxrange=; begin vstate=; inxrange=; inxrange) begin:xrangedelay #elay vstate=; inxrange=; inxrange) isable XRangeDelay; outofzcurrent) begin:outofzcurrentdelay #elay istate=; outofzcurrent=; outofzcurrent) isable outofzcurrentdelay; moule The signal inxrange is use to show the analog voltage being in the X-range but for not longer than the time limit parameter elay. When the connect moule rea an unefine X on the logic sie it also applies this X state back to the receivers. Table I summaries the functionality aroun the istate an vstate signals. D. Eample Fig. shows the simulate waveform of the bi-irectional case where the two igital rivers (signals igrv an igrv) are connecte to the igital port of the connect moule. At point M both rivers apply. The signal Val is the logic TABLE I FUNTION TABLE Val_in VSTATE ISTATE Val_out VSTATE V(aVal) > thresholhi thresholhi >= V(aVal) >= threshollo V(aVal) < threshollo ISTATE abs(i(aval)) <= mahizcurrent abs(i(aval)) > mahizcurrent
4 Fig. Eample Waveform A Fig. 4 Eample Waveform B resolution of both river signals. This is the logic input of the connect moule. Accoringly vset is set to the low voltage level. The voltage aval at the analog port of the connect moule is almost at the same low voltage level. Note that this voltage level is etermine by the analog circuitry connecte to the analog port of the connect moule as well. This results in vstate being at an Valout (the logic state the connect moule is applying to the igital receivers connecte to the igital port) being at. In this case Val an Valout are equivalent. At point M the igital rivers force opposite states. This results in a resolution to X on Val. Therefore also Valout turns X immeiately. Obviously the analog circuitry at the analog port is very high resistive, because only a low current is necessary to force.5 Volts to this noe. That is why istate is. But istate oes not influence Valout, because Val is at X. At point M5 both rivers are HiZ. Also Valout shows Z after the current through the analog port has settle an istate confirms that the analog circuitry at the analog port is in the Z- state also. In Fig. 4 the eternal analog circuitry at the analog port of the connect moule rives a voltage close to Volts. This results in a logic state at Valout when the igital rivers are at Z (see point M) or at also. In all other cases Valout elivers an X to the igital receivers Enhancements The above eample contains a minimum set of connect moule features. Enhancing this moel means aing features bringing the moel closer to the reality. The user shoul be aware that aing features means also lowering the simulation spee. There coul be very many connect moules inserte in the esign, so aing aitional features coul slow own the simulation remarkable. It woul be necessary to supply the user with several connect moules with ifferent etail level. That way the user coul choose a moel with respect to the esire etail-tospee ratio. A. Power Supply Depency One of the first enhancements the user woul think of is power supply epency of the buil-in threshols an the output voltage levels. This coul be one easily by bining the connect moule parameters to global power supply parameter. This way a static power supply epency is realie. If the simulation of the esign requires ynamic power supply epencies of the connect moule, this can be implemente in VERILOG-AMS by referencing or connecting to global power supply noes from insie of the connect moule. Effects like power on/off behavior or transient power supply noise become visible. For this purpose the Caence AMS Simulator allows the use of inherite connections (via VERILOG-AMS attributes) insie of connect moules as well. B. Depency on The Number of Digital Drivers The connect moule shown in EXAMPLE II uses the resolve logic state of the rivers on the igital pin as the logic input signal. The analog network insie of the connect moule is built inepently of the number of rivers on the igital net. EXAMPLE III shows a bi-irectional connect moule containing this epency. From insie of a connect moule information about the igital rivers on a igital net can be accesse. The access functions are efine in the VERILOG-AMS Language Reference Manual (). The function $river_count(<wire_name>) returns the number of rivers connecte. The favorable way to ask for the number of rivers is the igital initial block, because the number of rivers will not change uring the simulation.
5 EXAMPLE III BI-DIRECTIONAL CONNECT MODULE WITH DEPENDENCY ON NUMBER OF DIGITAL DRIVERS `inclue "isciplines.vams" `timescale ns / ps connectmoule biir(aval, Val); inout aval, Val; electrical aval; logic Val; electrical, y; reg Valout; // some eclarations not shown parameter real ghonrive=./rhonrive; parameter real ghoffrive=./rhoffrive; parameter real glonrive=./rlonrive; parameter real gloffrive=./rloffrive; real rhset, rlset; integer DrCount, i; integer XCount, ZCount, LCount, HCount; assign Val = Valout; initial DrCount=$river_count(Val); // initialiation not shown begin XCount=; ZCount=; LCount=; HCount=; for (i=; i<drcount; i=i+) case($river_state(val,i)) 'b: LCount=LCount+; 'b: HCount=HCount+; 'b: begin XCount=XCount+; Valout='b; 'b: ZCount=ZCount+; case rhset=./((xcount+hcount)*ghonrive+ (ZCount+LCount)*ghoffrive); rlset=./((xcount+lcount)*glonrive + (ZCount+HCount)*gloffrive); begin vstate=; inxrange=; inxrange=; inxrange=; begin vstate=; inxrange=; inxrange) begin : XRangeDelay #elay vstate=; inxrange=; EXAMPLE III CONTINUED or istate) begin case(vstate) : Valout= (Val==='b)? 'b : 'b; : Valout= ((istate==='b) & (Val==='b))? 'b : 'b; : Valout= (Val==='b)? 'b : 'b; case analog begin V() <+ vhrive; V(y) <+ vlrive; I(,aVal) <+ V(,aVal) / transition(rhset,,rrise,rfall); I(aVal,y) <+ V(aVal,y) / transition(rlset,,rrise,rfall); moule The function $river_state(<wire_name>,<river_counter>) returns the status of the specifie river an the function river_upate(<wire_name>) returns true if at least one of the connecte rivers on this net changes its state. If we woul stay with our current analog network implementation (serial resistance an voltage source to groun) it woul get ifficult to a epency on the number of igital rivers an their state. For every igital river we woul nee to switch such kin of resistance/voltage source branch in parallel. This leas to a topology change epent on the number of igital rivers. It is better if we use in this case a ifferent analog output structure (Fig. 5) that can be mae easily epent on the number of rivers without changing the topology. Vhrive an Vlrive are constant voltage sources. The Rh an Rl resistors are epent on the number of igital rivers an on their current states, i.e. Rh is calculate base on the number of igital rivers that are X or multiplie with the switche-on conuctance an ae to the switche-off conuctance multiplie with the number of rivers being Z or L. The voltage on the analog port an the absolute current ifference of the current through both of the resistances are use to etermine the logical state applie to the igital receivers. After characteriing accoring to the technology use, this connect moule moels the actual circuit behavior alreay very realistic. An aitional enhancement coul be to take the inxrange) isable XRangeDelay; outofzcurrent) begin : outofzcurrentdelay #elay istate=; outofzcurrent=; Ih Rh=f(rivers) Val aval Val_out = f(v(aval), Ih, Il) Rl=f(rivers) outofzcurrent) isable outofzcurrentdelay; V(aVal) Il outofzcurrent=; begin istate=; outofzcurrent=; Vhrive Fig. 5 Vlrive Connect Moule Structure
6 strength of each igital river into account an varying both resistances accoringly. Summary Bi-irectional connect moules have been create using VERILOG-AMS language features. Connect moule eamples with ifferent level of moele etail were shown. These moules can be use for rule base automatic insertion accoring to the VERILOG-AMS language reference manual. Automatic Insertion of connect moules uring the esign elaboration phase enables an efficient mie-signal simulation of schematic as well as tet base esigns. References () IEEE Stanar VHDL Analog an Mie-Signal Etensions," Institute of Electrical an Electronics Engineers, New York, December 999. () IEEE Stanar Verilog Harware Description Language, Institute of Electrical an Electronics Engineers, IEEE 64-, New York, September. () Verilog-AMS Language Reference Manual, Open Verilog International, Los Gatos, Version..
16 DESEMBER AC to AC VOLTAGE CONVERTERS
DSMBR AC to AC VOLTAG CONVRTRS THR PHAS AC RGULATORS Instructional Objectives Stuy of the following: The circuits use for the threephase ac regulators (ac to ac voltage converters) The operation of the
More informationDouble Closed-loop Control System Design of PMSM Based on DSP MoupengTao1, a,songjianguo2, b, SongQiang3, c
4th International Conference on Mechatronics, Materials, Chemistry an Computer Engineering (ICMMCCE 2015) Double Close-loop Control System Design of PMSM Base on DSP MoupengTao1, a,songjianguo2, b, SongQiang3,
More informationA Circuit Level Fault Model for Resistive Shorts of MOS Gate Oxide
Circuit Level Fault Moel for esistive Shorts of MOS Gate Oxie Xiang Lu, Zhuo Li, Wangqi Qiu, D. M. H. Walker an Weiping Shi Dept. of Electrical Engineering Texas &M University College Station, TX 77843-34,
More informationOn the Real Time Implementation of a Controller for an Electromechanical System
On the Real Time Implementation of a Controller for an Electromechanical System Ruben Salas-Cabrera, Jonathan C. Mayo-Malonao, Erika Y. Renon-Fraga, Euaro N. Salas-Cabrera an Aaron Gonzalez-Roriguez Abstract
More informationPage 1. Overview : Wireless Networks Lecture 7: Cellular Networks. The advent of cellular networks. The cellular network design.
Overview 18-759: Wireless Networks Lecture 7: Cellular Networks Dina Papagiannaki & Peter Steenkiste Departments of Computer Science an Electrical an Computer Engineering Spring Semester 2009 http://www.cs.cmu.eu/~prs/wireless09/
More informationLightning Protection Optimization for Large Wind Turbines with Method-of-Moments
Lightning Protection Optimization for Large Win Turbines with Metho-of-Moments Florian Krug, Ralph Teichmann General Electric - Global Research Freisinger Lanstrasse 50, 85748 Munich, GERMAY Ulrich Jakobus,
More informationAnalog Input. Current
A Continuous-Time Switche- Moulator with Reuce Loop Delay Louis Luh John Choma,Jr. Jerey Draper Electrical Engineering Information Sciences Institute University of Southern California University of Southern
More informationHOW SYMMETRICAL COMPONENTS MAY HELP TO SUPPRESS VOLTAGE SENSORS IN DIRECTIONAL RELAYS FOR DISTRIBUTION NETWORKS
C E D 17 th nternational Conference on Electricity Distribution Barcelona, 12-15 May 2003 HOW SYMMETCAL COMPONENTS MAY HELP TO SUPPESS VOLTAGE SENSOS N DECTONAL ELAYS FO DSTBUTON NETWOKS Xavier LE PVET
More informationWireless Event-driven Networked Predictive Control Over Internet
UKACC International Conference on Control 22 Cariff, UK, 3-5 September 22 Wireless Event-riven Networke Preictive Control Over Internet Wenshan Hu, Hong Zhou, an Qijun Deng Abstract In networke control
More informationTrain Shunting. Christian Schulte. October 25, 2013
Problem Description Train Shunting Christian Schulte October 25, 2013 You are in charge of shunting (Sweish: växla) wagons of a train. In the following we assume that each wagon is self riving an that
More informationChapter 2 Review of the PWM Control Circuits for Power Converters
Chapter 2 Review of the PWM Control Circuits for Power Converters 2. Voltage-Moe Control Circuit for Power Converters Power converters are electrical control circuits that transfer energy from a DC voltage
More informationHybrid Posicast Controller for a DC-DC Buck Converter
SERBIAN JOURNAL OF ELETRIAL ENGINEERING Vol. 5, No. 1, May, 11-13 Hybri Posicast ontroller for a D-D Buck onverter Kaithamalai Uhayakumar 1, Ponnusamy Lakshmi, Kanasamy Boobal Abstract: A new Posicast
More information2013 Texas Instruments Motor Control Training Series. -V th. InstaSPIN Training
2013 Texas Instruments Motor Control Training Series -V th InstaSPIN Training How Do You Control Torque on a DC Motor? Brush DC Motor Desire Current + - Error Signal PI Controller PWM Power Stage Texas
More informationA NEW PUZZLE FOR ITERATED COMPLETE GRAPHS OF ANY DIMENSION
A NEW PUZZLE FOR ITERATED COMPLETE GRAPHS OF ANY DIMENSION ELIZABETH SKUBAK AND NICHOLAS STEVENSON ADVISOR: PAUL CULL OREGON STATE UNIVERSITY ABSTRACT. The Towers of Hanoi puzzle can be use to label a
More informationController Design for Cuk Converter Using Model Order Reduction
n International Conference on Power, Control an Embee Systems Controller Design for Cuk Converter Using Moel Orer Reuction Brijesh Kumar Kushwaha an Mr. Aniruha Narain Abstract: Cuk converter contain two
More informationTeaching Control Using NI Starter Kit Robot
UKACC International Conference on Control 2012 Cariff, UK, 3-5 September 2012 Teaching Control Using NI Starter Kit Robot Payman Shakouri, Member IEEE, (Research stuent) Gorana Collier, Member IEEE, Anrzej
More informationSSM2040 Filter Analysis Part 1 - Ryan Williams
SSM2040 Filter Analysis Part 1 - Ryan Williams http://www.siy.org/estrukto The following analysis is use to etermine the maximum bias current neee for the iscrete OTA cells in the ssm2040 filter (René
More informationApplication of Vector Fitting to High Frequency Transformer Modeling
Application of Vector Fitting to High Frequenc Transformer Moeling Bjørn Gustavsen SINTEF Energ Research, N-76 Tronheim, Norwa (e-mail: bjorn.gustavsen@sintef.no) Abstract This paper escribes a proceure
More informationIN GENERAL, an optical network can consist of a
1 Geometric Capacity Provisioning for Wavelength-Switche WDM Networks Li-Wei Chen, Eytan Moiano Abstract In this paper, we use an asymptotic analysis similar to the sphere-packing argument in the proof
More informationDISCUSSION ON THE APPLICATION OF WIRELESS ACTIVE SENSING UNIT
4 th Worl Conference on Structural Control an Monitoring 4WCSCM-261 DISCUSSION ON HE APPLICAION OF WIRELESS ACIVE SENSING UNI FOR SRUCURAL CONROL C.H. Loh an K.C. Lu National aiwan University, aipei 106-17,aiwan
More informationSECONDARY TRANSMISSION POWER OF COGNITIVE RADIOS FOR DYNAMIC SPECTRUM ACCESS
SECONDARY TRANSMISSION POWER OF COGNITIVE RADIOS FOR DYNAMIC SPECTRUM ACCESS Xiaohua Li 1 1 Department of ECE State University of New York at Binghamton Binghamton, NY 139, USA {xli,jhwu1}@binghamton.eu
More informationELECTROMUSCULAR INCAPACITATING DEVICE SAFETY
ELECTROMUSCULAR INCAPACITATING DEVICE SAFETY Hongyu Sun*, Jiun-Yan Wu*, Rami Aballah**, an John G. Webster*** *University of Wisconsin-Maison/Department of Electrical an Computer Engineering **American
More informationThe Analysis and Complementarity of Abbe Principle Application Limited in Coordinate Measurement
Proceeings of the Worl Congress on Engineering 00 Vol III The Analysis an Complementarity of Abbe Principle Application Limite in Coorinate Measurement Fei Yetai, Shang Ping, Chen Xiaohuai, Huang Qiangxian
More informationImproving the Near-Metal Performance of UHF RFID Tags
Improving the Near-Metal Performance of UHF RFID Tags Daniel D. Deavours Information an Telecommunications Technology Center University of Kansas, Lawrence, KS Email: eavours@ittc.ku.eu Abstract It is
More informationTaylor, Muthiah, Kulakowski, Mahoney and Porter 1 AN ARTIFICIAL NEURAL NETWORK SPEED PROFILE MODEL FOR HIGH- SPEED HIGHWAY CONSTRUCTION WORK ZONES
Taylor, Muthiah, Kulakowski, Mahoney an Porter 1 AN ARTIFICIAL NEURAL NETWORK SPEED PROFILE MODEL FOR HIGH- SPEED HIGHWAY CONSTRUCTION WORK ZONES Submission Date: August 1, 2005 Wor Count: 57 wors DOUGLAS
More informationCode-Carrier Divergence Monitoring for the GPS Local Area Augmentation System
Coe-Carrier Divergence Monitoring for the GPS Local Area Augmentation System Dwaraanath V. Simili an Boris Pervan, Illinois Institute of Technology, Chicago, IL Abstract Coe-carrier smoothing is a commonly
More informationLecture 7 Fiber Optical Communication Lecture 7, Slide 1
Lecture 7 Optical receivers p i n ioes Avalanche ioes Receiver esign Receiver noise Shot noise Thermal noise Signal-to-noise ratio Fiber Optical Communication Lecture 7, Slie 1 Optical receivers The purpose
More informationContents Maryland High School Programming Contest 1. 1 Stacked Floating Mountains 2. 2 Chess Puzzle 3. 3 Life Connections 4
2010 Marylan High School Programming Contest 1 Contents 1 Stacke Floating Mountains 2 2 Chess Puzzle 3 3 Life Connections 4 4 Circle of Friens 5 5 Floating Mountain Stability 6 6 Aim It Right! 7 7 Navi
More informationThe Concept of Virtual Laboratory and PIL Modeling with REX Control System
2017 21st International Conference on Process Control (PC) June 6 9, 2017, Štrbské Pleso, Slovakia The Concept of Virtual Laboratory an PIL Moeling with REX Control System Stepan Ozana VSB-Technical University
More informationRelay Deployment and Power Control for Lifetime Elongation in Sensor Networks
Relay Deployment an Power Control for Lifetime Elongation in Sensor Networks Yufeng Xin, Tuna Güven, Mark Shayman Institute of Avance Computer Stuies University of Marylan, College Park, MD 074 e-mail:
More informationIntroduction to Wireless Communication Systems ECE 476/ECE 501C/CS 513 Winter 2003
Introuction to Wireless ommunication Systems EE 476/EE 5/S 53 Winter 3 Review for Exam # April 5, 3 Exam Details Must follow seating chart - Poste 3 minutes before exam. heating will be treate very seriously.
More informationA MULTI-CHANNEL SYSTEM FOR DETECTING METAL CONNECTORS IN WASTE WOOD-BASED MATERIALS
th December 0. Vol. No. 00-0 JATIT & LLS. All rights reserve. ISSN: -8 www.jatit.org E-ISSN: 8- A MULTI-CHANNEL SSTEM FOR DETECTING METAL CONNECTORS IN WASTE WOOD-BASED MATERIALS JIANGMING KANU, MINGKUO
More informationMeasurement of Semi-Anechoic Chamber Using Modified VSWR method above 1GHz
Measurement of Semi-Anechoic Chamber Using Moifie VSWR metho above 1GHz M. Bittera, K. Kováč, J. Hallon Department of Measurement, Faculty of Electrical Engineering an Information Technology, Slovak University
More informationBRYSTON OWNER S MANUAL
BRYSTON OWNER S MANUAL Instructions For Bryston SST Series Amplifiers Moels 3B SST an 4B SST Table of Contents General Introuction Page 1 Description Instalation an Ventilation Rear Panel Input Settings/Connections
More informationThe use of power DC-DC converters and gyrator structures for energy processing in photovoltaic solar facilities 功率 DC-DC 转换器和回转器结构用于光伏太阳能设施中的能源加工
ISSN 2056-9386 Volume 1 (2014) issue 2, article 2 The use of power DC-DC converters an gyrator structures for energy processing in photovoltaic solar facilities 功率 DC-DC 转换器和回转器结构用于光伏太阳能设施中的能源加工 Herminio
More informationCOMPTON SCATTERING. Phys 2010 Brown University March 13, 2009
COMPTON SCATTERING Phys 00 Brown University March 3, 009 Purpose The purpose of this experiment is to verify the energy epenence of gamma raiation upon scattering angle an to compare the ifferential cross
More informationExtension of the Nearest-Three Virtual-Space-Vector PWM to the Four-Level Diode-Clamped dc-ac Converter
Etension of the Nearest-Three irtual-space-ector PWM to the Four-Level Dioe-Clampe c-ac Converter S. Busquets-Monge, J. Boronau, an J. Rocabert Dept. of Electronic Engineering Technical University of Catalonia
More informationWind sculpture. Cable 2. Cable 1. Sculpture
Win sculpture Your frien, an artist, has been thinking about an interesting way to isplay a new win sculpture she has just create. In orer to create an aural as well as visual effect, she woul like to
More informationAn Intelligent 3D User Interface Adapting to User Control Behaviors
An Intelligent 3D User Interface Aapting to User Control Behaviors Tsai-Yen Li Computer Science Department National Chengchi University Taipei, Taiwan 11623, R.O.C. +886 2 2938 7170 li@nccu.eu.tw Shu-Wei
More informationConstruction of Power Efficient Routing Tree for Ad Hoc Wireless Networks using Directional Antenna
Construction of Power Efficient Routing Tree for A Hoc Wireless Networks using Directional Antenna Qing Dai an Jie Wu Department of Computer Science an Engineering Floria Atlantic University Boca Raton,
More informationAN-1140 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwoo, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Microphone Array Beamforming by Jera Lewis INTRODUCTION All MEMS microphones
More informationA new method of converter transformer protection without commutation failure
IOP Conference Series: Earth an Environmental Science PAPER OPEN ACCESS A new metho of converter transformer protection without commutation failure To cite this article: Jiayu Zhang et al 08 IOP Conf.
More informationJoint Cooperative Relaying and Jamming for Maximum Secrecy Capacity in Wireless Networks
Joint Cooperative Relaying an Jamming for Maximum Secrecy Capacity in Wireless Networks Li Wang, Chunyan Cao, Mei Song an Yu Cheng Beijing Key Laboratory of Work Safety Intelligent Monitoring School of
More informationC.A User's manual. EARTH and RESISTIVITY TESTER E N G L I S H
ART an RITIVITY TTR N G L I User's manual C.A 6471 WARNING, risk of DANGR! Refer to the user s manual. Failure to perform the instructions in this operating manual precee by this symbol, or to perform
More informationARTM CHANNEL SOUNDING RESULTS AN INVESTIGATION OF FREQUENCY SELECTIVE FADING ON AERONAUTICAL TELEMETRY CHANNELS
ARTM CHANNEL SOUNDING RESULTS AN INVESTIGATION OF FREQUENCY SELECTIVE FADING ON AERONAUTICAL TELEMETRY CHANNELS Item Type text; Proceeings Authors Rice, Michael; e Gaston, Davi; Davis, Aam; German, Gus;
More informationA Turnover based Adaptive HELLO Protocol for Mobile Ad Hoc and Sensor Networks
A Turnover base Aaptive HELLO Protocol for Mobile A Hoc an Sensor Networks François Ingelrest, Nathalie Mitton, Davi Simplot-Ryl To cite this version: François Ingelrest, Nathalie Mitton, Davi Simplot-Ryl.
More informationUniversity of Huddersfield Repository
University of Huersfiel Repository Towsyfyan, Hossein, Hassin, Osama, Gu, Fengshou an Ball, Anrew Characterization of Acoustic Emissions from Mechanical Seals for Fault Detection Original Citation Towsyfyan,
More informationPower optimal gate current profiles for the slew rate control of Smart Power ICs
Preprints of the 19th Worl Congress The International Feeration of Automatic Control Cape Town, South Africa. August 24-29, 214 Power optimal gate current profiles for the slew rate control of Smart Power
More informationDynamics and Control of Three-Phase Four-Leg Inverter
RECENT ADVANCES in ELECTRONICS HARDWARE WIRELESS an OPTICAL COMMUNICATIONS Dynamics an Control of Three-Phase Four-Leg Inverter JENICA ILEANA CORCAU Avionics Division University of Craiova Faculty of Electrical
More informationH90. Intellivox ADC-H90. Datasheet EN Shaping the future of sound reinforcement. Applies to Part Numbers: , and
H90 Datasheet Applies to Part Numbers: 576126, 577126 an 577136 Intellivox ADC-H90 EN 54-24 Shaping the future of soun reinforcement AXYS ADC-H90 ata sheet rev 2.3 User Notice: No part of this ocument
More informationINTERFERENCE REJECTION PERFORMANCE AS A MEANS OF FREQUENCY OPTIMISATION IN A MIXED CELLULAR/MANET NETWORK
ITERFERECE REJECTIO PERFORMACE A A MEA OF FREQUECY OPTIMIATIO I A MIXED CELLULAR/MAET ETORK Kayonne ebley Faculty Avisor: Dr. Richar Dean Department of Electrical an Computer Engineering Morgan tate University
More informationUniversities of Leeds, Sheffield and York
promoting access to White Rose research papers Universities of Lees, Sheffiel an York http://eprints.whiterose.ac.uk/ White Rose Research Online URL for this paper: http://eprints.whiterose.ac.uk/4495/
More informationEnergy Efficient Clustering Algorithm in Wireless Sensor Networks using Fuzzy Logic Control
11 I Colloquium on Humanities, Science an ngineering Research (CHUSR 11), Dec 5-6 11, Penang nergy fficient Clustering Algorithm in Wireless Sensor Networks using Fuzzy Logic Control Z.W. Siew, A. Kiring,
More informationSGM Ω, 300MHz, Low-Power Full-Speed USB (12Mbps) Switch
GENERAL ESCRIPTION The SGM2258 is a high-performance, dual, single-pole/ double-throw (SPT) CMOS analog switch designed for switching USB 1.1 signals. High bandwidth and low on-resistance make this switch
More informationSuppression of Short-circuit Current in Halt Sequence to StopTwo-level Inverter connected to PMSM during Regeneration Mode
Suppression of Short-circuit Current in Halt Seuence to StopTwo-level Inverter connecte to PMSM uring Regeneration Moe Tsuyoshi Nagano an Jun-ichi Itoh Dept. of Electrical Engineering Nagaoka University
More informationAutonomous docking of a tracked wheels robot to its tether cable using a vision-based algorithm
Autonomous ocking of a tracke wheels robot to its tether cable using a vision-base algorithm Fausto Ferreira an Rorigo Ventura Abstract Search an Rescue (SAR) Robotics has been gaining an increasing interest
More informationWIND TURBINE AMPLITUDE MODULATION NOISE DUE TO TIME- DEPENDENT INTERFERENCE
WIND TURBINE AMPLITUDE MODULATION NOISE DUE TO TIME- DEPENDENT INTERFERENCE Abstract Stuart Braley Physics Department, University of Aucklan, Private Bag 9019, Aucklan, New Zealan Email: s.braley@aucklan.ac.nz
More informationOutline. CPE/EE 422/522 Advanced Logic Design L02. Review: Combinational-Circuit Building Blocks. Multiplexers: 2-to-1 Multiplexer
Outline CPE/EE 422/522 Avance Logic Design L2 Electrical an Computer Engineering University o Alabama in Huntsville What we know Laws an Theorems o Boolean Algebra Simpliication o Logic Epressions Using
More informationImprovement of Power Factor and Harmonic Reduction with VSC for HVDC System
International Journal of Engineering an Management Research, Volume-3, Issue-2, April 2013 ISSN No.: 2250-0758 Pages: 6-12 www.ijemr.net Improvement of Power Factor an Harmonic Reuction with VSC for HVDC
More informationDETERMINATION OF OPTIMAL DIRECT LOAD CONTROL STRATEGY USING LINEAR PROGRAMMING
DETERMINATION OF OPTIMAL DIRECT LOAD CONTROL STRATEGY USING LINEAR PROGRAMMING Zelko Popovic Distribution engineer Rae Koncara 57, 24300 Backa Topola, Yugoslavia Phone: +38 24 74 220 Fax: +38 24 74 898
More informationUsing Chaos to Detect IIR and FIR Filters
PIERS ONLINE, VOL. 6, NO., 00 90 Using Chaos to Detect IIR an FIR Filters T. L. Carroll US Naval Research Lab, Coe 66, Washington, DC 07, USA Abstract In many signal processing applications, IIR an FIR
More informationUse of Gamma Encoder for Image Processing considering Human Visualization
Use of Gamma Encoer for Image Processing consiering Human Visualization M. Zahi Hasan Lecturer, Dept. of CSE Green Universit Dhaka, Banglaesh T. M. Shahriar Sazza Universit of St Anrews UK M. Hasibur Rahman
More informationPerformance evaluation of decentralized wireless sensing and control in civil structures
Performance evaluation of ecentralize wireless sensing an control in civil structures Yang Wang *a, R. Anrew Swartz b, Jerome P. Lynch b, Kincho H. Law a, Chin-Hsiung Loh c a Dept. of Civil an Environmental
More informationON-LINE PARAMETER ESTIMATION AND ADAPTIVE CONTROL OF PERMANENT MAGNET SYNCHRONOUS MACHINES. A Dissertation. Presented to
ON-LINE PARAMETER ESTIMATION AND ADAPTIVE CONTROL OF PERMANENT MAGNET SYNCHRONOUS MACHINES A Dissertation Presente to The Grauate Faculty of the University of Akron In Partial Fulfillment Of the Reuirements
More information1.0 MEASUREMENT OF PARAXIAL PROPERTIES OF OPTICAL SYSTEMS
.0 MEASUREMENT OF PARAXIAL PROPERTIES OF OPTICAL SYSTEMS James C. Wyant Optical Sciences Center University of Arizona Tucson, AZ 8572 jcwyant@u.arizona.eu If we wish to completely characterize the paraxial
More informationRF Microelectronics. Hanyang University. Oscillator. Changsik Yoo. Div. Electrical and Computer Eng. Hanyang University.
RF Microelectronics Oscillator Changsik Yoo Div. Electrical an Computer Eng. anyang University. Barkausen s Criterion RF oscillators can be viewe as a feeback circuit with frequency selective network.
More informationIndoor Positioning Using Ultrasound and Radio Combination
Inoor Positioning Using Ultrasoun an Raio Combination Gintautas Salcius, Evalas Povilaitis, Algimantas Tacilauskas Centre of Real Time Computer Systems, Kaunas University of Technology Stuentu St. 50,
More informationKEY FEATURES TEST CAPABILITIES 8000S HIGH POWER EARTH TESTING SYSTEM STANDARDS COMPLIANCE
KEY FEATURES 8000S HIGH POWER EARTH TESTING SYSTEM High power earth systems (Substations, Transmission towers, etc) have to be perioically monitore to check if they comply with safety levels establishe
More informationDingwen Yu and Jiasheng Zhang
INTERNATIONAL JOURNAL OF INFORMATION AND SYSTEMS SIENES Volumer, Numver 3, ages 384-397 6 Institute for Scientific omputing an Information RESEARH OF ID ONTROLLER AND FUZZY ID ONTROLLER Dingwen Yu an Jiasheng
More informationImplementation of Beam Formation for WMNs
Implementation of Beam Formation for WMNs M. UTHANSAKUL, S. PRADITTARA AND P. UTHANSAKUL School of Telecommunication Engineering Suranaree University of Technology 111 University Avenue, Muang, Nakhonratchasima
More informationModel Reference Adaptive Fuzzy Controller for Permanent Magnet Synchronous Motor
Volume 50, Number 1, 2009 25 Moel Reference Aaptive Fuzzy Controller for Permanent Magnet Synchronous Motor A. MEROUFEL, M. MASSOUM an B. BELABBES Abstract: Conventional control epens on the mathematical
More informationQoS Topology Control in Ad Hoc Wireless Networks
QoS Topology Control in A Hoc Wireless Networks Xiaohua Jia, Deying Li Dept of Computer Science City University of Hong Kong Hong Kong, China Dingzhu Du Dept of Computer Science an Engineering University
More information2 Dept. of Electrical and Electronic Engineering ( ) = d
Close-Loop Control Design for a Three-Level Three-Phase Neutral-Point-Clampe Inverter Using the Optimize Nearest-Three Virtual-Space-Vector Moulation S. Busquets-Monge 1, J. D. Ortega 1, J. Boronau 1,
More informationMachine Interpretable Representation of Commander s Intent I-188. Per M. Gustavsson. Michael R. Hieb Lars Niklasson Philip Moore Patric Eriksson
Machine Interpretable Representation of Commaner s Intent I-188 Per M. Gustavsson Michael R. Hieb Lars Niklasson Philip Moore Patric Eriksson 2 bjectives Present the perations Intent an Effects Moel (IEM)
More informationMusical Wind Instrument Analysis
Musical Win Instrument Analysis Darren, Murray Campbell Department of Acoustics an Flui Dynamics, University of Einburgh, EH9 3JZ, Einburgh, Scotlan D.A.@sms.e.ac.uk,.m.campbell@e.ac.uk The acoustic impeance
More informationClass DE Inverters and Rectifiers for DC-DC Conversion
Preprint: Power Electronics Specialists Conf., Baveno, Italy, June 996 Class DE Inverters an Rectifiers for DC-DC Conversion Davi C. Hamill Department of Electronic an Electrical Engineering University
More informationCM6805(A;B;C)/CM6806(A;B;C) (ABC0401A03A/03C/05A ; ABC0401A06A/01B) 10-PIN Green-Mode PFC/PWM Combo CONTROLLER for High Density AC Adapter
GENERAL DESCRIPTION The CM6805A an CM6806A series are monolithic ICs without software embee, the GreenMoe PFC/PWM Combo controller for High Density AC Aapter For the power supply less than 200Watt, its
More informationSGM Ω, 300MHz, Low-Power Full-Speed USB (12Mbps) Switch
GENERAL ESCRIPTION The SGM2258 is a high-performance, dual, single-pole/ double-throw (SPT) CMOS analog switch designed for switching USB 1.1 signals. High bandwidth and low on-resistance make this switch
More informationWavelet Transform Based Relay Algorithm for the Detection of Stochastic High Impedance Faults
International Conference on Power Systems Transients IPST 3 in New Orleans, USA Wavelet Transm Base Relay Algorithm the Detection of Stochastic High Impeance Faults T. M. ai,.a. Snier an E. o () Dept.
More informationR8CB05BO 10-PIN Green-Mode PFC/PWM Combo CONTROLLER
GENERAL DESCRIPTION The R8CB05BO is the GreenMoe PFC/PWM Combo controller for Desktop PC an High Density AC Aapter For the power supply, it s input current shaping PFC performance coul be very close to
More informationFloating-point Unit (FPU) Designs with Nano-electromechanical (NEM) Relays
Floating-point Unit (FPU) Designs with Nano-electromechanical (NEM) Relays by Sumit Dutta B.S., Electrical Engineering, University of Illinois at Urbana-Champaign, 2011 Submitte to the Department of Electrical
More informationSUBSET: A Joint Design of Channel Selection and Channel Hopping for Fast Blind Rendezvous in Cognitive Radio Ad Hoc Networks
SUBSET: A Joint esign of Channel Selection an Channel Hopping for Fast Blin enezvous in Cognitive aio A Hoc Networks Xingya Liu an Jiang Xie epartment of Electrical an Computer Engineering The University
More informationTQQ7101EVB Band 1 Duplexer
Prouct Overview The is an exceptionally high performance AW uplexer for LTE an 1. This filter is house in a compact 3. mm x 3. mm package for base station applications. Low insertion loss, couple with
More informationHybrid Adaptive Algorithm to Fast Distance Relaying
International Journal of Recent Trens in Engineering, Vol.,o., ay 009 Hybri Aaptive Algorithm to Fast Distance Relaying S.G. Srivani an K. Panuranga Vittal, ember, IEEE R V College of Engineering, Electrical
More informationCD74HC374, CD74HCT374, CD74HC574, CD74HCT574
ata sheet acquired from Harris Semiconductor SCHS183 February 1998 C74HC374, C74HCT374, C74HC574, C74HCT574 High Speed CMOS Logic Octal -Type Flip-Flop, Three-State Positive-Edge Triggered Features escription
More informationMultiple Input DC-DC Converters with Input Boost Stages
Multiple Input DC-DC Converters with Input Boost Stages Frey Gerar #1, Babu Thomas *2, Thomas P Rajan #3 #1 PG Scholar, *, 2,3 Professor, Department of Electrical & Electronics Engineering M A College
More informationThe effect of two realistic Radio Propagation Models for Mobile Ad hoc NETworks in Urban Area Environment Supported with stations
International Journal of Scientific & Engineering Research Volume 2, Issue 1, Oct-211 1 The effect of two realistic Raio Propagation Moels for Mobile A hoc NETworks in Urban Area Environment Supporte with
More information±15kV ESD-Protected, EMC-Compliant, 230kbps RS-232 Serial Port for Modems
19-177; Rev ; 9/96 ±15k ES-Protected, EMC-Compliant, 23kbps General escription The is a complete CE RS-232 serial port designed to meet the stringent ES requirements of the European community. All transmitter
More informationarxiv: v2 [nlin.ao] 24 May 2012
arxiv:205.2952v2 [nlin.ao] 24 May 202 Synchronization an quorum sensing in a swarm of humanoi robots Patrick Bechon, Jean-Jacques Slotine Abstract With the avent of inexpensive simple humanoi robots, new
More informationNovel Battery-Less Wireless Sensors for Traffic Flow Measurement
Novel Battery-Less Wireless Sensors for Traffic Flow Measurement Final Report Prepare by: Krishna ijayaraghavan Rajesh Rajamani Department of Mechanical Engineering University of Minnesota CTS 8- Technical
More information±15kV ESD-Protected, EMC-Compliant, 230kbps RS-232 Serial Port for Motherboards/Desktop PCs
19-176; Rev ; 9/96 ±k ES-Protected, EMC-Compliant, 23kbps RS-232 Serial Port for Motherboards/esktop PCs General escription The is a complete TE RS-232 serial port designed to meet the stringent ES requirements
More informationDigital Load Share Controller Design of Paralleled Phase-Shifted Full-Bridge Converters Referencing the Highest Current
Digital Loa Share Controller Design of Parallele Phase-Shifte Full-Brige Converters Referencing the Highest Current Hyun-Wook Seong, Je-Hyung Cho, Gun-Woo Moon, an Myung-Joong Youn Department of Electrical
More informationEE 171. MOS Transistors (Chapter 5) University of California, Santa Cruz May 1, 2007
EE 171 MOS Transistors (Chapter 5) Uniersity of California, Santa Cruz May 1, 007 FET: Fiel Effect Transistors MOSFET (Metal-Oxie-Semiconuctor) N-channel (NMOS) P-channel (PMOS) Enhancement type (V to
More informationSwitch-Mode DC-AC Converters
Switch-Moe DC-AC Converters EE 442/642 8-1 Some Applications: AC Motor Drives & P Inverters 8-2 Switch-Moe DC-AC Inverter Four quarants of operation. 8-3 Half-Brige Inverter: 1. Capacitors provie the mi-point.
More informationHigh Performance Control of a Single-Phase Shunt Active Filter
High Performance Control of a Single-Phase Shunt Active Filter R. Costa-Castelló, R. Griñó, R. Caroner, E. Fossas Abstract Shunt active power filters are evices connecte in parallel with nonlinear an reactive
More informationTOP VIEW. Maxim Integrated Products 1
19-2648; Rev 0; 10/02 EALUATION KIT AAILABLE 1:5 ifferential (L)PECL/(L)ECL/ General escription The is a low-skew, 1-to-5 differential driver designed for clock and data distribution. This device allows
More information0.5 Ω CMOS 1.65 V TO 3.6 V 4-Channel Multiplexer ADG804
ata Sheet FEATURES.5 Ω typical on resistance.8 Ω maximum on resistance at 125 C 1.65 V to 3.6 V operation Automotive temperature range: 4 C to +125 C High current carrying capability: 3 ma continuous Rail-to-rail
More informationClocking Techniques (II)
Phase-Locke Loops Clocking Techniques (II) Ching-Yuan Yang National Chung-Hsing University Department of Electrical Engineering Three-stage ifferential current moe ring oscillator 0.8-m n-well CMOS process
More informationMultiple safety light barrier
Technical escription Multiple safety light barrier Switching evice to wire alternatively: 1-4 safety light barriers Type WN 304-5 Plastic housing IP65 Type WN 314-5 Sheet-metal housing IP20 Type WN 304-5M
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
C54/74HC374, C54/74HCT374, C54/74HC574, C54/74HCT574 ata sheet acquired from Harris Semiconductor SCHS183B February 1998 - Revised May 2003 Features High-Speed CMOS Logic Octal -Type Flip-Flop, 3-State
More information