HI-8421, HI Channel / 8-Channel Discrete-to-Digital Interface Sensing 28V / Open Signals
|
|
|
- Adele Williamson
- 5 years ago
- Views:
Transcription
1 December 2013 HI8421, HI8424 6Channel / 8Channel DiscretetoDigital Interface Sensing 28V / Open Signals DESCRIPTION The HI8421 is a six channel discretetodigital interface device.the HI8424 has eight channels. Mixedsignal CMOS technology is used to provide superior lowpower performance. The device inputs are configured to sense 28V / Open discrete signals. The device outputs are CMOS / TTL compatible and may be disabled (tristate) using the and pins. FEATURES 6 or 8 independent 28V / Open sensing channels 5.0V single supply operation Low power CMOS technology Industrial and Extended Temperatures The HI8421 is a dropin replacement for the DEI1054. HI8421 is a drop in replacement for DEI1054 For added functionality, the Holt HI8422 offers eight channels of Open / Ground sensing and eight channels of 28V / Ground sensing in a single device. BLOCK DIAGRAM VDD IN1 IN2 IN3 IN4 IN5 IN6 IN7 IN8 GND 3.6V Reference OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 PIN CONFIGURATIONS IN1 1 IN2 2 IN3 3 IN4 4 IN5 5 IN HI8421PSI HI8421PST FUNCTION TABLE 16 GND 15 OUT1 14 OUT2 13 OUT3 12 OUT4 11 OUT5 10 OUT6 9 VDD 16Pin Plastic SOIC package (Narrow Body) IN1 1 IN2 2 IN3 3 IN4 4 IN5 5 IN6 6 IN VDD 10 HI8424PTI HI8424PTT 20 Pin TSSOP package 20 GND 19 OUT1 18 OUT2 17 OUT3 16 IN8 15 OUT4 14 OUT5 13 OUT6 12 OUT7 11 OUT8 Discrete Output Input Open Volts X 1 X High Z X X 1 High Z (DS8421 Rev. G) 12/13
2 HI8421, HI8424 PIN DESCRIPTIONS PIN SYMBOL FUNCTION DESCRIPTION (HI8421) (HI8424) 1 1 IN1 Discrete Input 28 Volt / Open sensing input, channel IN2 Discrete Input 28 Volt / Open sensing input, channel IN3 Discrete Input 28 Volt / Open sensing input, channel IN4 Discrete Input 28 Volt / Open sensing input, channel IN5 Discrete Input 28 Volt / Open sensing input, channel IN6 Discrete Input 28 Volt / Open sensing input, channel 6 7 IN7 Discrete Input 28 Volt / Open sensing input channel Digital input Output Enable. OUT1OUT8 are highimpedance if is high 8 9 Digital input Chip Enable. OUT1OUT8 are highimpedance if is high 9 10 VDD Power Positive supply voltage 5.0 V 11 OUT8 Tristate output Logic output, channel 8 12 OUT7 Tristate output Logic output, channel OUT6 Tristate output Logic output, channel OUT5 Tristate output Logic output, channel OUT4 Tristate output Logic output, channel 4 16 IN8 Discrete Input 28 Volt / Open sensing input, channel OUT3 Tristate output Logic output, channel OUT2 Tristate output Logic output, channel OUT1 Tristate output Logic output, channel GND Power Ground ABSOLUTE MAXIMUM RATINGS RECOMMENDED OPERATING CONDITIONS Supply voltage ( VDD) 0.3 V to 7 V Logic input voltage range 0.3 V to 5.5 V Discrete input voltage range 80 V to 80 V Power dissipation at 25 C 350 mw Solder temperature (reflow) 260 C Storage temperature 65 C to 150 C Supply Voltage VDD V to 5.5 V Operating Temperature Range Industrial Screening C to 85 C HiTemp Screening C to 125 C NOTE: Stresses above absolute maximum ratings or outside recommended operating conditions may cause permanent damage to the device. These are stress ratings only. Operation at the limits is not recommended. ELECTRICAL CHARACTERISTICS VDD = 5.0V ± 10%, GND = 0V, T A = Operating Temperature Range (unless otherwise specified). PARAMETER SYMBOL CONDITION MIN TYP MAX UNITS DISCRETE INPUTS Open state input voltage VSO Input voltage to give high output 5 10 V 28 V state input voltage VS28 Input voltage to give low output 14 V Open state input current ISO Maximum input current 84 to give high output 28 V state input current IS28 Minimum input current 197 to give low output Input resistance RIN 0V < V IN < 16V K Input current at 28 V IIN28 V IN = 28 V 394 2
3 HI8421, HI8424 ELECTRICAL CHARACTERISTICS (Cont.) VDD = 5.0V ± 10%, GND = 0V, T A = Operating Temperature Range (unless otherwise specified). PARAMETER SYMBOL CONDITION MIN TYP MAX UNITS LOGIC INPUTS (, ) Input Voltage Input voltage HI VIH 2.0 V Input voltage LO VIL 0.8 V Input current Input sink IIH V IH = VDD 1.0 Input source IIL V IL = 0 V 1.0 OUTPUTS Logic output voltage High VOH I OH = 5 ma 2.4 V Low VOL I OL = 5 ma 0.4 V Logic output voltage (CMOS) High VOH I OH = 100 ua VDD 0.2 V Low VOL IOL = 100 ua 0.2 V Tristate output current IOZ V OUT = 0VorVDD ± 10 SUPPLY CURRENT VDD current IDD V IN = 0 V (all inputs) 5 10 ma SWITCHING CHARACTERISTICS Propagation delay IN to OUT t LH, thl 500 ns Output enable time t ZL, tzh From or 25 ns Output disable time t LZ, thz From or 25 ns TIMING DIAGRAMS or INx t ZL,tZH t ZL,tZH thl tlh OUTx OUTx Output Enable Timing Input to Output Propagation Delay ORDERING INFORMATION HI 842xxx x x Blank F LEAD FINISH Tin / Lead (Sn / Pb) Solder 100% Matte Tin (Pbfree, RoHS compliant) TEMPERATURE RANGE FLOW BURN IN I T 40 C TO 85 C 55 C TO 125 C I T NO NO 8421PS 8424PT PACKAGE DESCRIPTION 16 PIN PLASTIC NARROW BODY SOIC (16HN) 20 PIN PLASTIC TSSOP (20HT) 3
4 HI8421, HI8424 REVISION HISTORY P/N Rev Date Description of Change DS8421 F 08/04/10 Removed reference to lightning protection throughout datasheet and added reference to available temperature ranges. G 12/10/13 Update package information. Update solder reflow temperature in Absolute Maximum Ratings table. 4
5 PACKAGE DIMENSIONS 16PIN PLASTIC SMALL OUTLINE (SOIC) NB (Narrow Body) millimeters (inches) Package Type: 16HN 9.90 (0.390) BSC ± (0.007 ± 0.003) 6.00 Top View (0.236) BSC 3.90 (0.154) BSC ± (0.016 ± 0.004) See Detail A 1.25 (0.049) min 1.27 BSC (0.050) BSC = Basic Spacing between Centers is theoretical true position dimension and has no tolerance. (JEDEC Standard 95) 0 to ± (0.033 ± 0.017) Detail A ± (0.007 ± 0.003) 20PIN PLASTIC TSSOP millimeters(inches) Package Type: 20HS ± (0.256 ±.004) ± (0.006 ± 0.002) ± (0.252 ± 0.006) Pin ± (0.173 ± 0.004) See Detail A ± ( ± 0.002) ± (0.036 ± 0.005) to 8 (0.026) BSC ± BSC = Basic Spacing between Centers (0.024 ± 0.006) is theoretical true position dimension and has no tolerance. (JEDEC Standard 95) Detail A ± (0.004 ± 0.002) 5
HI Channel Discrete-to-Digital Interface Sensing 28 Volt / Open and Open / Ground Signals
September 2014 16Channel DiscretetoDigital Interface Sensing 28 Volt / Open and Open / Ground Signals DESCRIPTION The is a sixteen channel discretetodigital interface device. The device has eight channels
HI-8444, HI-8445, HI-8448
December 2016 DESCRIPTION The HI-8444 and HI-8445 are quad ARINC 429 line receiver ICs available in a 20-pin TSSOP package. The HI- 8448 contains 8 independent ARINC 429 line receivers. The technology
HI-8596 Single-Rail ARINC 429 Differential Line Driver
July 2016 HI8596 SingleRail ARINC 429 Differential Line Driver GENERAL DESCRIPTION The HI8596 bus interface product is a silicon gate CMOS device designed as a line driver in accordance with the ARINC
DEI1026A Six Channel Discrete-to-Digital Interface Sensing Open/Ground Signals
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 3030822 Fax: (480) 3030824 Email: admin@deiaz.com DEI1026A Six Channel DiscretetoDigital Interface Sensing Open/Ground
HI-8190, HI-8191, HI , Quad, SPST, 3.3V / 5.0V compatible Analog Switch
October 2017 GENERAL DESCRIPTION HI-8190, HI-8191, HI-8192 12, Quad, SPST, 3.3V / 5.0V compatible Analog Switch EATURES The HI-8190 is a quad analog CMOS switch fabricated with Silicon-on-Insulator (SOI)
HI-8200, HI-8201, HI-8202
November 2017 GENERAL DESCRIPTION HI8200, HI8201, HI8202 Quad 10 Ohm /12V outsidetherails Analog Switch with Open Circuit when Power Off EATURES The HI8200 is a quad analog CMOS switch fabricated with
DEI1026 Six Channel Discrete-to-Digital Interface Sensing Open/Ground Signals
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 3030822 Fax: (480) 3030824 Email: admin@deiaz.com DEI1026 Six Channel DiscretetoDigital Interface Sensing Open/Ground
HI-3000H, HI-3001H. 1Mbps Avionics CAN Transceiver with High Operating Temperature. PIN CONFIGURATIONS (Top Views) GENERAL DESCRIPTION FEATURES
December 2012 HI-3000H, HI-3001H 1Mbps Avionics CAN Transceiver with High Operating Temperature GENERAL DESCRIPTION PIN CONFIGURATIONS (Top Views) The HI-3000H is a 1 Mbps Controller Area Network (CAN)
HI-1579A MIL-STD-1553 / V Monolithic Dual Transceivers
November 2017 DESCRIPTION The is a low power CMOS dual transceiver designed to meet the requirements of the and MIL-STD-1760 specifications. The transmitter section of each bus takes complementary CMOS
HI-8444, HI-8445, HI-8448
IN3 BY -12 IN4 AX -13 IN4 BX -14 IN4 AY - 15 IN4 BY -16 N/C -17 OUT4 BY -18 OUT4 AY - 19 OUT4 BX -20 OUT4 AX -21 OUT3 BY -22 44 - IN2 AX 43 - IN1 BY 42 - IN1 AY 41 - IN1 BX 40 - IN1 AX 39 - N/C 38 - OUT1
HI-1567, HI-1568 MIL-STD-1553 / V Monolithic Dual Transceivers
DESCRIPTION The HI-1567 and HI-1568 are low power CMOS dual transceivers designed to meet the requirements of MIL-STD-1553 and MIL-STD-1760 specifications. The transmitter section of each bus takes complementary
HI-1579, HI-1581 MIL-STD-1553 / V Monolithic Dual Transceivers
DESCRIPTION The HI-1579 and HI-1581 are low power CMOS dual transceivers designed to meet the requirements of the MIL-STD-1553 and MIL-STD-1760 specifications. The transmitter section of each bus takes
HI-1573, HI-1574 MIL-STD V Monolithic Dual Transceivers
DESCRIPTION The HI-1573 and HI-1574 are low power CMOS dual transceivers designed to meet the requirements of the specification. The transmitter section of each bus takes complementary CMOS / TTL Manchester
DEI1054 Six Channel Discrete-to-Digital Interface Sensing 28 Volt/Open
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com DEI1054 Six Channel Discrete-to-Digital Interface Sensing 28 Volt/Open
DEI1198 8CH GND/OPEN PARALLEL OUTPUT DISCRETE INTERFACE IC
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (48) 33-822 Fax: (48) 33-824 E-mail: admin@deiaz.com DEI1198 8CH GND/OPEN PARALLEL OUTPUT DISCRETE INTERFACE IC FEATURES Eight
HI V Single-Rail ARINC 429 Differential Line Driver with Integrated DO-160G Level 3 Lightning Protection
February 2017 HI8597 3.3V SingleRail ARINC 429 Differential Line Driver with Integrated DO160G Level 3 Lightning Protection GENERAL DESCRIPTION The HI8597 is a 3.3V single supply ARINC 429 line driver
Dual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664
Dual, 3 V, CMOS, LVDS Differential Line Receiver ADN4664 FEATURES ±15 kv ESD protection on output pins 400 Mbps (200 MHz) switching rates Flow-through pinout simplifies PCB layout 100 ps channel-to-channel
MM74HC86 Quad 2-Input Exclusive OR Gate
MM74HC86 Quad 2-Input Exclusive OR Gate Features Typical Propagation Delay: 9ns Wide Operating oltage Range: 2 6 Low Input Current: 1mA Maximum Low Quiescent Current: 20mA Max. (74 Series) Output Drive
MM74HC00 Quad 2-Input NAND Gate
Quad 2-Input NAND Gate General Description The MM74HC00 NAND gates utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
MM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The MM74HC132 utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well
Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663
Dual, 3 V, CMOS, LVDS High Speed Differential Driver ADN4663 FEATURES ±15 kv ESD protection on output pins 600 Mbps (300 MHz) switching rates Flow-through pinout simplifies PCB layout 300 ps typical differential
HI-1587 MIL-STD-1553 / V Dual Transceiver with Integrated IP Security Module
July 2018 DESCRIPTION HI-1587 MIL-STD-1553 / 1760 3.3V Dual Transceiver with Integrated IP Security Module PIN CONFIGURATION The HI-1587 is an ultra-low power MIL-STD-1553 dual transceiver designed to
Single, 3 V, CMOS, LVDS Differential Line Receiver ADN4662
Data Sheet FEATURES ±15 kv ESD protection on input pins 400 Mbps (200 MHz) switching rates Flow-through pinout simplifies PCB layout 2.5 ns maximum propagation delay 3.3 V power supply High impedance outputs
MM74HC132 Quad 2-Input NAND Schmitt Trigger
Quad 2-Input NAND Schmitt Trigger General Description The utilizes advanced silicon-gate CMOS technology to achieve the low power dissipation and high noise immunity of standard CMOS, as well as the capability
ICS Low Skew PCI / PCI-X Buffer. General Description. Block Diagram. Pin Configuration. Pin Descriptions OE CLK0
Low Skew PCI / PCI-X Buffer General Description The ICS9112-27 is a high performance, low skew, low jitter PCI / PCI-X clock driver. It is designed to distribute high speed signals in PCI / PCI-X applications
HI-8426PCI HI-8426PCT Robust CMOS Silicon-on-Insulator (SOI) technology
March 2017, HI-8426 8-Channel, Ground /Open, or Supply / Open Sensor 4-channel 200 ma Ground / Open Driver GENERAL DESCRIPTION The is a combined 8-channel discrete-to-digital sensor and quad low side driver
MM74HCU04 Hex Inverter
MM74HCU04 Hex Inverter General Description The MM74HCU04 inverters utilize advanced silicon-gate CMOS technology to achieve operating speeds similar to LS-TTL gates with the low power consumption of standard
LOW SKEW 1 TO 4 CLOCK BUFFER. Features
DATASHEET ICS651 Description The ICS651 is a low skew, single input to four output, clock buffer. Part of IDT s ClockBlocks TM family, this is a low skew, small clock buffer. IDT makes many non-pll and
3 V, LVDS, Quad CMOS Differential Line Receiver ADN4666
3 V, LVDS, Quad CMOS Differential Line Receiver ADN4666 FEATURES ±8 kv ESD IEC 6000-4-2 contact discharge on receiver input pins 400 Mbps (200 MHz) switching rates 00 ps channel-to-channel skew (typical)
ICS553 LOW SKEW 1 TO 4 CLOCK BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS553 Description The ICS553 is a low skew, single input to four output, clock buffer. Part of IDT s ClockBlocks TM family, this is our lowest skew, small clock buffer. See the ICS552-02 for
Microprocessor Supervisory Circuit ADM1232
Microprocessor Supervisory Circuit FEATURES Pin-compatible with MAX1232 and Dallas DS1232 Adjustable precision voltage monitor with 4.5 V and 4.75 V options Adjustable strobe monitor with 150 ms, 600 ms,
3 V, LVDS, Quad, CMOS Differential Line Driver ADN4665
3 V, LVDS, Quad, CMOS Differential Line Driver ADN4665 FEATURES ±15 kv ESD protection on output pins 400 Mbps (200 MHz) switching rates 100 ps typical differential skew 400 ps maximum differential skew
3 V LVDS Quad CMOS Differential Line Receiver ADN4668
3 V LVDS Quad CMOS Differential Line Receiver ADN4668 FEATURES ±5 kv ESD protection on receiver input pins 400 Mbps (200 MHz) switching rates Flow-through pin configuration simplifies PCB layout 50 ps
DEI1041 ARINC 429 LINE RECEIVER
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (48) 33-822 Fax: (48) 33-824 E-mail: admin@deiaz.com DEI4 ARINC 429 LINE RECEIER FEATURES ARINC 429 to TTL/CMOS logic line
3.3V ZERO DELAY CLOCK MULTIPLIER
3.3V ZERO DELAY CLOCK MULTIPLIER FEATURES: Phase-Lock Loop Clock Distribution for Applications ranging from 10MHz to 1 operating frequency Distributes one clock input to two banks of four outputs Separate
HI-3596, HI-3597, HI-3598, HI-3599 Octal ARINC 429 Receivers with Label Recognition and SPI Interface
RIN2A 14 RIN2A40 15 RIN2B40 16 RIN2B 17 RIN3A 18 RIN3A40 19 RIN3B40 20 RIN3B 21 GND 22 RIN4A 23 RIN4A40 24 RIN4B40 25 RIN4B 26 52 FLAG1 51 FLAG2 50 FLAG3 49 FLAG4 48 FLAG5 47 FLAG6 46 FLAG7 45 FLAG8 44
DEI1066 OCTAL GND/OPEN INPUT, SERIAL OUTPUT INTERFACE IC. Device Engineering Incorporated
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com DEI1066 OCTAL GND/OPEN INPUT, SERIAL OUTPUT INTERFACE IC FEATURES
Dual Processor Supervisors with Watchdog ADM13305
Dual Processor Supervisors with Watchdog ADM335 FEATURES Dual supervisory circuits Supply voltage range of 2.7 V to 5.5 V Pretrimmed threshold options:.8 V, 2.5 V, 3.3 V, and 5 V Adjustable.6 V voltage
DEI1044, DEI1045 QUAD ARINC 429 LINE RECEIVER
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com DEI1044, DEI1045 QUAD ARINC 429 LINE RECEIER Features: Converts
Triple Processor Supervisors ADM13307
Triple Processor Supervisors ADM337 FEATURES Triple supervisory circuits Supply voltage range of 2. V to 5.5 V Pretrimmed threshold options:.8 V, 2.5 V, 3.3 V, and 5 V Adjustable.6 V and.25 V voltage references
IDT9170B CLOCK SYNCHRONIZER AND MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET IDT9170B Description The IDT9170B generates an output clock which is synchronized to a given continuous input clock with zero delay (±1ns at 5 V VDD). Using IDT s proprietary phase-locked loop
CD4069, CD4069-SMD Inverter Circuits
CD4069, CD4069-SMD Inverter Circuits General Description The CD4069UB consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating range,
IDT5V60014 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET IDT5V60014 Description The IDT5V60014 is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques.
ICS2304NZ-1 LOW SKEW PCI/PCI-X BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS2304NZ-1 Description The ICS2304NZ-1 is a high-performance, low skew, low jitter PCI/PCI-X clock driver. It is designed to distribute high-speed signals in PCI/PCI-X applications operating
ICS502 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS502 Description The ICS502 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output and a reference from a lower frequency crystal or clock input. The
CD4069UBC Inverter Circuits
CD4069UBC Inverter Circuits General Description The CD4069UB consists of six inverter circuits and is manufactured using complementary MOS (CMOS) to achieve wide power supply operating range, low power
LOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501A Description The ICS501A LOCO TM is the most cost effective way to generate a high quality, high frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
QS54/74FCT373T, 2373T. High-Speed CMOS Bus Interface 8-Bit Latches MDSL QUALITY SEMICONDUCTOR, INC. 1 DECEMBER 28, 1998
Q QUALITY SEMICONDUCTOR, INC. QS54/74FCT373T, 2373T High-Speed CMOS Bus Interface 8-Bit Latches QS54/74FCT373T QS54/74FCT2373T FEATURES/BENEFITS Pin and function compatible to the 74F373 74FCT373 and 74ABT373
Octal, RS-232/RS-423 Line Driver ADM5170
a FEATURES Eight Single Ended Line Drivers in One Package Meets EIA Standard RS-3E, RS-3A and CCITT V./X. Resistor Programmable Slew Rate Wide Supply Voltage Range Low Power CMOS 3-State Outputs TTL/CMOS
ICS DIMM Buffer. Integrated Circuit Systems, Inc. General Description. Block Diagram. Pin Configuration
Integrated Circuit Systems, Inc. ICS9179-12 3 DIMM Buffer General Description The ICS9179-12 is a buffer intended for reduced pin count 2 - chip Intel BX chipset designs An I 2 C interface is included,
ICS571 LOW PHASE NOISE ZERO DELAY BUFFER. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a high speed, high output drive, low phase noise Zero Delay Buffer (ZDB) which integrates IDT s proprietary analog/digital Phase Locked Loop (PLL) techniques. IDT introduced
NETWORKING CLOCK SYNTHESIZER. Features
DATASHEET ICS650-11 Description The ICS650-11 is a low cost, low jitter, high performance clock synthesizer customized for BroadCom. Using analog Phase-Locked Loop (PLL) techniques, the device accepts
HI Enhanced ARINC V Serial Transmitter and Dual Receiver GENERAL DESCRIPTION APPLICATIONS. PIN CONFIGURATIONS (Top View) FEATURES
BD10-14 BD09-15 BD08-16 BD07-17 BD06-18 N/C-19 GND -20 N/C-21 BD05-22 BD04-23 BD03-24 BD02-25 BD01-26 52-51 - RIN2B 50 - RIN2A 49 - RIN1B 48 - RIN1A 47 - VDD 46 - N/C 45 - N/C 44 - D/R1 64 - N/C 63 - RIN2B
FST Bit Low Power Bus Switch
2-Bit Low Power Bus Switch General Description The FST3306 is a 2-bit ultra high-speed CMOS FET bus switch with TTL-compatible active LOW control inputs. The low on resistance of the switch allows inputs
ICS558A-02 LVHSTL TO CMOS CLOCK DIVIDER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS558A-02 Description The ICS558A-02 accepts a high-speed LVHSTL input and provides four CMOS low skew outputs from a selectable internal divider (divide by 3, divide by 4). The four outputs
74AC04 74ACT04 Hex Inverter
74AC04 74ACT04 Hex Inverter General Description The AC/ACT04 contains six inverters. Ordering Code: Features I CC reduced by 50% on 74AC only Outputs source/sink 24 ma ACT04 has TTL-compatible inputs November
3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE
3.3V ZERO DELAY CLOCK BUFFER, SPREAD SPECTRUM COMPATIBLE IDT23S05 FEATURES: Phase-Lock Loop Clock Distribution 10MHz to 133MHz operating frequency Distributes one clock input to one bank of five outputs
3.3V ZERO DELAY CLOCK MULTIPLIER
3.3V ZERO DELAY CLOCK MULTIPLIER IDT2308 FEATURES: Phase-Lock Loop Clock Distribution for Applications ranging from 10MHz to 1 operating frequency Distributes one clock input to two banks of four outputs
Interface transceiver of RS-232 standard with one supply voltage
DESCRIPTION The is purposed for application in highperformance information processing systems and control devices of wide application. Input voltage levels are compatible with standard CMOS levels. SOP-16
ICS LOW SKEW 2 INPUT MUX AND 1 TO 8 CLOCK BUFFER. Features. Description. Block Diagram INA INB SELA
BUFFER Description The ICS552-02 is a low skew, single-input to eightoutput clock buffer. The device offers a dual input with pin select for glitch-free switching between two clock sources. It is part
ICS512 LOCO PLL CLOCK MULTIPLIER. Description. Features. Block Diagram DATASHEET
DATASHEET ICS512 Description The ICS512 is the most cost effective way to generate a high-quality, high frequency clock output and a reference clock from a lower frequency crystal or clock input. The name
ICS722 LOW COST 27 MHZ 3.3 VOLT VCXO. Description. Features. Block Diagram DATASHEET
DATASHEET ICS722 Description The ICS722 is a low cost, low-jitter, high-performance 3.3 volt designed to replace expensive discrete s modules. The on-chip Voltage Controlled Crystal Oscillator accepts
FIN1532 5V LVDS 4-Bit High Speed Differential Receiver
FIN1532 5V LVDS 4-Bit High Speed Differential Receiver General Description This quad receiver is designed for high speed interconnects utilizing Low Voltage Differential Signaling (LVDS) technology. The
74AC00 74ACT00 Quad 2-Input NAND Gate
Quad 2-Input NAND Gate General Description The AC/ACT00 contains four 2-input NAND gates. Ordering Code: Features I CC reduced by 50% Outputs source/sink 24 ma ACT00 has TTL-compatible inputs November
DATASHEET CD4503BMS. Features. Applications. Functional Diagram. Pinout. CMOS Hex Buffer. FN3335 Rev 0.00 Page 1 of 8. December FN3335 Rev 0.
DATASHEET CD503BMS CMOS Hex Buffer CD503BMS is a hex noninverting buffer with 3 state outputs having high sink and source current capability. Two disable controls are provided, one of which controls four
CD4538 Dual Precision Monostable
CD4538 Dual Precision Monostable General Description The CD4538BC is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable,
ICS HDTV AUDIO/VIDEO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET ICS662-03 Description The ICS662-03 provides synchronous clock generation for audio sampling clock rates derived from an HDTV stream. The device uses the latest PLL technology to provide superior
MK74CB218 DUAL 1 TO 8 BUFFALO CLOCK DRIVER. Description. Features. Block Diagram DATASHEET. Family of IDT Parts
DTSHEET MK74CB218 Description The MK74CB218 Buffalo is a monolithic CMOS high speed clock driver. It consists of two identical single input to eight low-skew output, non-inverting clock drivers. This eliminates
ICS LOW PHASE NOISE CLOCK MULTIPLIER. Features. Description. Block Diagram DATASHEET
DATASHEET ICS601-01 Description The ICS601-01 is a low-cost, low phase noise, high-performance clock synthesizer for applications which require low phase noise and low jitter. It is IDT s lowest phase
ACCL High Speed Quad-Channel 3/1 Digital Isolator. Data Sheet. Description. Features. Functional Diagram. Applications GND 1
High Speed Quad-Channel 3/1 Digital Isolator Description ACCL-9410 is a quad-channel bi-directional digital isolator. Using capacitive coupling through an insulation barrier, the isolator enables high
LOCO PLL CLOCK MULTIPLIER. Features
DATASHEET ICS501 Description The ICS501 LOCO TM is the most cost effective way to generate a high-quality, high-frequency clock output from a lower frequency crystal or clock input. The name LOCO stands
MK1413 MPEG AUDIO CLOCK SOURCE. Features. Description. Block Diagram DATASHEET
DATASHEET MK1413 Description The MK1413 is the ideal way to generate clocks for MPEG audio devices in computers. The device uses IDT s proprietary mixture of analog and digital Phase-Locked Loop (PLL)
CD4063BMS. CMOS 4-Bit Magnitude Comparator. Pinout. Features. Functional Diagram. Applications. Description. December 1992
CD3BMS December 99 Features CMOS -Bit Magnitude Comparator Pinout High Voltage Type (V Rating) Expansion to 8,,... N Bits by Cascading Units CD3BMS TOP VIEW Medium Speed Operation - Compares Two -Bit Words
PO74G2308A FEATURES: DESCRIPTION: Description. 700MHz TTL/CMOS Potato Chip. BUF_IN OUTPUT 1 to OUTPUT 8. Outputs. 1.2V - 3.6V 1:8 CMOS Clock Driver
FEATURES:. Patented technology. Operating frequency up to 700MHz with 2pf load. Operating frequency up to 550MHz with 5pf load. Operating frequency up to 350MHz with 15pf load. Operating frequency up to
FIN V LVDS High Speed Differential Driver/Receiver
April 2001 Revised September 2001 FIN1019 3.3V LVDS High Speed Differential Driver/Receiver General Description This driver and receiver pair are designed for high speed interconnects utilizing Low Voltage
CD4724BC 8-Bit Addressable Latch
8-Bit Addressable Latch General Description The CD4724BC is an 8-bit addressable latch with three address inputs (A0 A2), an active low enable input (E), active high clear input (C L ), a data input (D)
M74HCT04. Hex inverter. Features. Description
Hex inverter Features High speed: t PD = 11 ns (typ.) at =4.5V Low power dissipation: I CC = 1 μa (max.) at T A =25 C Compatible with TTL outputs: V IH = 2 V (min.) V IL = 0.8 V (max) Balanced propagation
PO74G553A. Pin Configuration. Logic Block Diagram. Pin Description. 800MHz Noise Cancellation TTL/CMOS Potato Chip
FEATURES:. Patented technology. Operating frequency up to 800Mz with 2pf load. Operating frequency up to 600Mz with 5pf load. Operating frequency up to 300Mz with 15pf load. Operating frequency up to 150Mz
MC14504B. Hex Level Shifter for TTL to CMOS or CMOS to CMOS
MCB Hex Level Shifter for TTL to CMOS or CMOS to CMOS The MCB is a hex noninverting level shifter using CMOS technology. The level shifter will shift a TTL signal to CMOS logic levels for any CMOS supply
Low Power Hex TTL-to-ECL Translator
100324 Low Power Hex TTL-to-ECL Translator General Description The 100324 is a hex translator, designed to convert TTL logic levels to 100K ECL logic levels. The inputs are compatible with standard or
ISO-9001 AS9120certi cation ClassQ Military
Datasheet RochesterElectronics ManufacturedComponents Rochester branded components are manufactured using eitherdie/wafers purchasedfrom theoriginalsuppliers orrochesterwafers recreated from the originalip.
CD4538BC Dual Precision Monostable
CD4538BC Dual Precision Monostable General Description The CD4538BC is a dual, precision monostable multivibrator with independent trigger and reset controls. The device is retriggerable and resettable,
CD4541BC Programmable Timer
CD4541BC Programmable Timer General Description The CD4541BC Programmable Timer is designed with a 16-stage binary counter, an integrated oscillator for use with an external capacitor and two resistors,
CD4047BC Low Power Monostable/Astable Multivibrator
Low Power Monostable/Astable Multivibrator General Description The CD4047B is capable of operating in either the monostable or astable mode. It requires an external capacitor (between pins 1 and 3) and
ICS GLITCH-FREE CLOCK MULITPLEXER. Features. Description. Block Diagram DATASHEET
DATASHEET ICS580-01 Description The ICS580-01 is a clock multiplexer (mux) designed to switch between two clock sources with no glitches or short pulses. The operation of the mux is controlled by an input
74AC14, 74ACT14 Hex Inverter with Schmitt Trigger Input
74AC14, 74ACT14 Hex Inverter with Schmitt Trigger Input Features I CC reduced by 50% Outputs source/sink 24mA 74ACT14 has TTL-compatible inputs Ordering Information Order Number General Description Package
ICS NETWORKING AND PCI CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DATASHEET Description The is a low cost frequency generator designed to support networking and PCI applications. Using analog/digital Phase Locked-Loop (PLL) techniques, the device uses a standard fundamental
3 V LVDS Quad CMOS Differential Line Driver ADN4667
FEATURES ±15 kv ESD protection on output pins 400 Mbps (200 MHz) switching rates Flow through pinout simplifies PCB layout 300 ps typical differential skew 400 ps maximum differential skew 1.7 ns maximum
DEI1046 OCTAL ARINC 429 LINE RECEIVER
Device Engineering Incorporated 385 East Alamo Drive Chandler, AZ 85225 Phone: (480) 303-0822 Fax: (480) 303-0824 E-mail: admin@deiaz.com FEATURES DEI1046 OCTAL ARINC 429 LINE RECEIER Octal ARINC 429 to
MK3722 VCXO PLUS AUDIO CLOCK FOR STB. Description. Features. Block Diagram DATASHEET
DATASHEET MK3722 Description The MK3722 is a low cost, low jitter, high performance VCXO and PLL clock synthesizer designed to replace expensive discrete VCXOs and multipliers. The patented on-chip Voltage
MADR TR. Quad Driver for GaAs FET or PIN Diode Switches and Attenuators Rev. 4. Functional Schematic. Features.
Features High Voltage CMOS Technology Four Channel Positive Voltage Control CMOS device using TTL input levels Low Power Dissipation Low Cost Lead-Free SOIC-16 Plastic Package Halogen-Free Green Mold Compound
ICS650-40A ETHERNET SWITCH CLOCK SOURCE. Description. Features. Block Diagram DATASHEET
DTSHEET ICS650-40 Description The ICS650-40 is a clock chip designed for use as a core clock in Ethernet Switch applications. Using IDT s patented Phase-Locked Loop (PLL) techniques, the device takes a
INTEGRATED CIRCUITS. 74LVC00A Quad 2-input NAND gate. Product specification Supersedes data of 1997 Aug 11 IC24 Data Handbook.
INTEGRATED CIRCUITS Supersedes data of 1997 Aug 11 IC24 Data Handbook 1998 Apr 28 FEATURES Wide supply range of 1.2V to 3.6V Complies with JEDEC standard no. 8-1A Inputs accept voltages up to 5.5V CMOS
ICS542 CLOCK DIVIDER. Features. Description. Block Diagram DATASHEET. NOTE: EOL for non-green parts to occur on 5/13/10 per PDN U-09-01
DATASHEET ICS542 Description The ICS542 is cost effective way to produce a high-quality clock output divided from a clock input. The chip accepts a clock input up to 156 MHz at 3.3 V and produces a divide
Quad 2-Input NAND Gate High-Voltage Silicon-Gate CMOS
TECHNICAL DATA Quad 2-Input NAND Gate High-oltage Silicon-Gate CMOS The NAND gates provide the system designer with direct emplementation of the NAND function. Operating oltage Range:.0 to 18 Maximum input
PO74G139A. Pin Configuration. Logic Block Diagram. Pin Description. 74 Series Noise Cancellation GHz Logic FEATURES: DESCRIPTION:
FEATURES:. Patented technology. Operating frequency up to 1.125GHz with 2pf load. Operating frequency up to 800MHz with 5pf load. Operating frequency up to 350MHz with 15pf load. VCC Operates from 1.65V
DATASHEET CD4027BMS. Features. Pinout. Functional Diagram. Applications. Description. CMOS Dual J-KMaster-Slave Flip-Flop. FN3302 Rev 0.
DATASHEET CD7BMS CMOS Dual J-KMaster-Slave Flip-Flop FN33 Rev. Features Pinout High Voltage Type (V Rating) Set - Reset Capability CD7BMS TOP VIEW Static Flip-Flop Operation - Retains State Indefinitely
SP26LV431 HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE DRIVER
HIGH SPEED +3.3V QUAD RS-422 DIFFERENTIAL LINE DRIVER JUNE 2011 REV. 1.1.1 GENERAL DESCRIPTION The SP26LV431 is a quad differential line driver that meets the specifications of the EIA standard RS-422
Features. TEMP. RANGE ( C) PACKAGE PKG. DWG. # HIP4020IB (No longer available, recommended replacement: HIP4020IBZ)
DATASHEET Half Amp Full Bridge Power Driver for Small 3V, 5V and 12V DC Motors FN3976 Rev 4.00 In the Functional Block Diagram of the, the four switches and a load are arranged in an H-Configuration so
DATASHEET EL7104. Features. Ordering Information. Applications. Pinout. High Speed, Single Channel, Power MOSFET Driver. FN7113 Rev 2.
DATASHEET EL7104 High Speed, Single Channel, Power MOSFET Driver FN7113 Rev 2.00 The EL7104 is a matched driver IC that improves the operation of the industry-standard TC-4420/29 clock drivers. The Elantec