Journal of Physics: Conference Series. Related content. Recent citations. To cite this article: Dao Khac An et al 2009 J. Phys.: Conf. Ser.
|
|
- Preston Ross
- 6 years ago
- Views:
Transcription
1 Journal of Physics: Conference Series On growth mechanisms and dynamic simulation of growth process based on the experimental results of nanowire growth by VLS method on semiconductor substrates To cite this article: Dao Khac An et al 2009 J. Phys.: Conf. Ser Related content - Dynamic simulations of the cryogenic system of a tokamak R Cirillo, C Hoa, F Michel et al. - Growth Mechanism of Vertically Aligned Ag(TCNQ) Nanowires Ye Chun-Nuan, Cao Guan-Ying, Mo Xiao- Liang et al. - Synthesis of tin-doped indium oxide nanowires Y Q Chen, J Jiang, B Wang et al. Recent citations View the article online for updates and enhancements. - On the formation of voids, etched holes, and GaO particles configuration during the nanowires growth by VLS method on GaAs substrate Khac An Dao et al - The effects of Au surface diffusion to formation of Au droplets/clusters and nanowire growth on GaAs substrate using VLS method Khac An Dao et al This content was downloaded from IP address on 21/02/2018 at 12:45
2 On growth mechanisms and dynamic simulation of growth process based on the experimental results of nanowire growth by VLS method on semiconductor substrates Dao Khac An 1, Nguyen Xuan Chung 2, Pham Hong Trang 3, Hoang Van Vuong 3, Phan Viet Phong 1 and Phan Anh Tuan 1, 4 1 Institute of Materials Science, Vietnam Academy of Science and Technology, 18 Hoang Quoc Viet Road, Cau Giay District, Hanoi, Vietnam 2 Physics Department, Geo and Mining University, Tu Liem, Ha Noi, Vietnam 3 Students of Faculty of Materials Science and Technology, Hanoi University of Technology, 1 Dai Co Viet Road, Hai Ba Trung District, Hanoi, Vietnam 4 Tohoku University, Japan andk@ims.vast.ac.vn Abstract. Recently the production of nanowires is attracting many scientists but it also holds many challenges. Many problems including growth mechanisms are still not understood clearly. This paper will show briefly some our experiment results of nanowires (GeO 2 and Ga 2 O 3 ) growth by VLS, the rest of the paper will discuss nanowire growth mechanisms and then showing a developed programme on PC for dynamic simulation of nanowire growth process. This running simulation software for nanowires growth process has contained main mechanisms and we can see directly some physical phenomena concerning growth process by VLS method. Keywords: GeO 2 and Ga 2 O 3 nanowires, VLS method, growth mechanisms, dynamic simulation of growing nanowires. 1. Introduction Nanowires, nanorods and nanotubes play a very important role in nanoelectronics [1-4]. They have many applications in many fields such as for making nanowires connecting between nano devices in modern nanoelectronic circuits, for tips or probes in modern microscopes, for making various kinds of sensors and pn junction diodes, swishings, memory nodes, nanowire FET devices [5-8]. It is not like as fabrication process of nano particles (0D) as well as nano thin films (2D), where technologies are somewhat developed, the nanowire growing process along one axis (1D) gets more and more difficult, for example, how to control the uniform morphology with fitable sizes of nanowires (diameter and length) during nanowire growing, how to grow nanowires in array forms and how we can treat nanowire easily and measurable parameters to make contact with them [1, 3-5, 8]. So far the fabrication of nanowires is achieved by two approaches, top-down and bottom-up [1-5, 14-17]. Concretely, nanowires could be produced by different methods such as by VLS method (Vapor Liquid Solid), CVD (Chemical Vapor Deposition), LCG (Laser Ablation Catalytic Growth), using template Assisted Synthesis, FLS (Fluid Liquid Solid), SLS (Solution Liquid Solid), OAG (Oxide Assisted Growth), MBE (molecular Beam Epitaxy)... Among them the VLS method is seem to be a c 2009 IOP Publishing Ltd 1
3 simple, popular, cheap method. Depending on applications of nanowires and growing method so far one could produce many kinds of nanowires on single semiconductor substrates (Si, Ge,...) or on compound semiconductor substrates such as GaAs, GaP, InAs, InP,GaAs/P, InAs/P, ZnS, ZnSe, CdS, CdSe...[4]. The common requirements for growth nanowires, depending on each application, could be in a fitable range of resistivity, diameters of nanowires could be distributed from several tens of nm to several hundreds nm, their lengths are in a range of micrometers. Besides, the treatment and, measurement process could be done easily on the growth nanowires. Unfortunately, these requirements are not easily to satisfy. These facts are also challenges for technologists [1-8]. In order to see clearly and get better understanding of the growth process, this paper shows briefly some our experiment results of GeO 2 and Ga 2 O 3 nanowires growing on Ge and GaAs substrates by VLS method with an Au thin catalyst layer on the front side [9-14], the rest of the parts of the paper discuss growth mechanisms and showed the results of dynamic simulation of a whole nanowire growing process containing main mechanisms in 2D. 2. Experimental procedures Starting materials were the n-type Ge slices with (111) orientation and both p-type and n-type GaAs slices with (100) orientation. For the first step we have cut Ge slices into many small square shape samples with dimensions of mm. The small samples were mechanically lapped, polished, cleaned by ultra-sound vibration in three solutions alternatively: solution of acetone (CH 3 COCH %); solution of alcohol (CH 3 CH 2 OH 95%) and ionized water, then chemically treated in HF: H 2 O with a volume ratio of 1:15. The last step is vibrating in ion water and drying. A nano thin layer of Au was evaporated onto the surface of semiconductor samples in vacuum torr. The thickness of Au thin layer was measured using the SEM cross-section method. Its thickness is about 50 nm. The same way of chemical treatment is done for the ready GaAs slices. (a) (b) Figure 1. Blocks of experiment equipment furnace (a); Profile of experiment temperatures for GeO 2, in period 1: heating up to T 1, around the eutectic temperature with t 1 and t 2 duration times, then in period 2 heating up to T 2 with t 3 and t 4 duration times where the nanowires growing process are mainly occurring (b). The furnace used for nanowires growing was Lindberg/ Blue M Three-zone tube Furnace. The block of experiment equipment can be seen in figure 1 (a). We have heated the furnace for different temperature profiles for different experiments of growing nanowires. The furnace s tube temperatures were automatically measured by Keithley 2000 Multimeter connecting with PC. The temperature profile of the furnace for GeO 2 and Ga 2 O 3 nanowires growing as well as the growing times can be seen in table 1. 2
4 Table 1. Technological conditions for the experiment cases of GeO 2 and Ga 2 O 3 nanowires growing on Ge, GaAs substrates. Period 1: heating to around Period 2: heating up to the Experiment Conditions eutectic temperature, T Our works 1 growing temperature, T 2 Experiment Cases T 1 ( 0 t C) 1 t (min) 2 (min) T 2 ( 0 C) t 3 (min) t 4 (min) GaAs Substrate figure 3 [9,10,19] Ge Substrate figure 4 [10] Here we would like to emphasize that the temperature T 1 in period 1 must be the temperature around (lower or upper) the eutectic temperature, and we have chosen the temperatures T 2 in the range of 520 to 720 C. After growing nanowires, the samples have been investigated by SEM, EDX, and TEM, AFM... The experimental main steps can be seen briefly in figure 2. The experimental procedures can be seen in details for both nanowire growing of GeO 2 and Ga 2 O 3 in our works [9, 10, 19]. Starting materials, cutting, lapping, polishing, etching and chemical processes for semiconductor slices and quartz tube, tools Au evaporation at high vacuum with a layer thickness is about 50 nm onto semiconductor substrates (Ge, GaAs), Investigations of some structural properties (SEM, TEM, EDX, X- Ray), discussion of growing mechanisms and simulation Put samples into the glass/quartz tube or ampoule, then pumping out the air to create pressures is about torr -10 Setting into the furnace and heating up to desired temperature profile with T 1 of: ( o C) and T 2 of ( o C) for creating liquid Au islands and nanowires growing. Figure 2. Schematic diagram of experiment procedures of nanowire growing by VLS method. 3. Experiment results Figures 3, 4 show some different forms or morphologies of Ga 2 O 3, GeO 2 nanowires on GaAs, Ge substrates which depend strongly on the different technological conditions. The results can be seen in details of our works [9, 10, 19]. 3
5 Figure 3. SEM images of Ga 2 O 3 nanowires formed on GaAs substrate at the different growing conditions. The morphologies of nano wires vary from random forms to rather vertical orientation with more regular (from left to right). Figure 4. SEM Images of GeO 2 nanowires formed on Ge substrate with different growing conditions The morphologies of nano wires are tangly whiskers as a porous surface. Element Weight% Atomic% O K Ga K As L Totals (c) (a) (b) Figure 5. Energy-dispersive x-ray spectroscopy (EDX) characterizing nanowires grown on Ge substrate containing oxygen (68.2% atomic, Ge (31.98% atomic) (a); elements in Ga 2 O 3 nanowires containing oxygen (69.662% atomic), Ga (24.30% atomic) and As (6.05% atomic %) (b,c); The place of measurement is in the centre of the sample (d). (d) 4
6 Figures 5 shows Energy-dispersive X-ray spectroscopy (EDX) of GeO 2, FESEM and EDX of Ga 2 O 3 nanowires at the marked place. From our experiment results in figures 3, 4, 5 as well as our other results we observed that the GeO 2 and Ga 2 O 3 strongly depend on technological conditions: heating profiles T 1, T 2 and the growing time t 4 [9, 10, 19]. 4. Discussions of growth mechanisms of VLS method The nanowires growth mechanisms on semiconductor substrates with Au thin catalyst film layer have been discussed very intensively [1-5, 13-17] but so far some points concerning mechanisms are not yet clearly understood. It is a fact that the growth mechanisms can be established on the base of the phase diagram. Figure 6 shows two phase diagrams of two systems used in growing nanowires of GeO 2 and Ga 2 O 3. The eutectic temperatures of Au-Ge and Au-GaAs are 361 o C and 630 o C, respectively. The chosen temperature T 1 is vitally important for formation of Au droplets and making alloy between Au and substrate material. The size of Au droplets on the semiconductor surface as well as the uniform of liquid droplets will determine the size of nanowires. This process depends on many factors such as the surface morphology, surface and bulk defect situation of semiconductor substrate, the heat amount or T 1 for formation of Au droplet, the diffusion of Au into the semiconductor, the diffusion of the host atoms to the liquid-solid interface, the formation of the seed from that nanowire will be grown Unfortunately we do not yet understood these processes clearly. (a) (b) Figure 6. Phase diagram of the Au - Ge binary system concerning four main stages of GeO 2 nanowire growth (a); and phase diagram of the Au GaAs system (b). When we heat up the sample in a furnace system containing certain low air pressure to temperature T 2 which is much higher than the eutectic temperature, many physical-chemical processes occurred. The growth mechanisms also strongly depend on these processes Some requirements and some main factors affecting growth mechanisms Semiconductors substrate must be completely clean and flat, it may contain a few defects. The fact shows that Au droplets as well as nucleation forms strongly depend on semiconductor surface and sample s defects. Au catalyst thin film s thickness is very important. This film should not be too thin and not too thick, its value is approximately nm. Depending on temperature T 1 (lower or upper eutectic temperature) Au droplets will be formed and make an alloy with substrate material. The forms of Au droplets and alloy will strongly determine the sizes of nanowires in later stages. Experiment results showed that Au liquid droplets on the top of nanowire also play a very important role during nanowire growth, especially chemical potential (µ LV ) at the interface between liquid and solid phase determining the growth direction. 5
7 Vapour ambient in the ampoule or in the low pressure furnace is a very important factor of the VLS method. The presence of certain air, containing some oxygen atoms or some H 2 O vapor for oxide formation inside or on the surface of nanowire, could also create an oxide liquid phase on the surface of nanowire in order to assist the growth process, so called, oxide assisted growth (in several cases). This process is very complex. In some cases ones also uses some semiconductor materials in gaseous phase. Depending on the material of substrate the air pressure in the ampoule is in range of 10-1 to 10-5 torr. For GeO 2 and Ga 2 O 3 nanowire growth pressure is usually in range of 10-1 to 10-2 torr. This pressure has to choose an optimum value together with other factors. Temperature profile of the growth process is most important and it depends on what solid materials (catalyst metals and semiconductor substrates) have been chosen. The temperature profile could strongly affect the formation of the Au droplet sizes, diffusion of Au atoms, oxygen atoms into substrate material as well as into liquid Au droplets and allowing regions. Some of these effects are also not yet clearly understood, and so we can not yet control them. The speed of temperature increase (slope of temperature profile) also strongly affects the formation of Au droplet and alloying. In principle, when the growth temperature is higher, Au droplets are smaller, and then the nanowire diameters are also smaller. Growth times could be understood to be the time for whole temperature profiles. But the duration time t 2 is long enough for Au droplets formation, alloying, and duration time t 4 is also chosen so long depending on requirements of length of nanowire Some phenomena of growth process and main growth mechanisms We have investigated some main phenomena of the growth processes concerning mechanisms by SEM images at different temperatures and different growth times. These can be seen in figure 7 [9, 10, 19]. The phenomena concerning the mechanisms of each nanowires growing system by VLS may be different from each other but, for example, we discuss Au-Ge and Au-GaAs systems, in essence, their growing processes have similarities. The main growth mechanisms are followings: A growing system consists of semiconductor substrate (Ge, GaAs) in ampoule or sealed tube with low pressure air as in figure 7 a) The furnace is heated up to temperature near T 1 lower than the eutectic temperature (as in figure 6), then Au thin film catalyst layer is disturbed; the alloy of Au-Ge could be beginning to form on semiconductor slice surface (figure 7 b, c). Temperature increases to T 1 after duration time t 2, Au droplets (or islands) as well as the alloy regions under Au droplets are formed more clearly, sharply (figure 7 d). The semiconductor atoms (Ge, Ga...) more and more diffused into the interface between Au droplet and alloy. When semiconductor atom concentration in alloy becomes saturated, semiconductor atoms precipitate (or cluster) at the liquid-solid interface. This process is very important for growing nanowires in the next steps. Growth process is developed when temperature continuously increases from T 1 toward T 2, from phase diagram we can see that semiconductor atomic % (Ge, Ga) will increase. At the increased semiconductor atom (Ge, Ga) weight percentage of about 50-60% one big precipitate or more small precipitates will be formed. Because the sticking coefficient on liquid Au droplet is higher then that on solid surfaces, semiconductor crystal growth is occurred only where the liquid metallic catalyst is present (figure 7e). Depending on the number and sizes of semiconductor precipitates in an Au droplet, one big nanowire or more small whiskers could be grown up from one Au droplet. Due to the surface tension the liquid catalyst forms a ball situated on the top of the growing nanowire (figure 7 f). 6
8 (a) (b) (c) (d) (e) (f) (g) (h) Figure 7. Some main results showing our main phenomena concerning Ga 2 O 3 nanowires growing process on GaAs substrate concerning growing mechanisms: Au thin film layer on semiconductor substrate with low pressure a); Au layer is disturbed on the surface b); Au droplets and alloy formed at near temperature T 1 d); the nucleation s are formed and semiconductor crystals began to grow e); nanowires diameters depend on the forms of Au droplets on the surface f); a long Ga 2 O 3 nanowire of about 8 micrometers length and 180 nm diameter g); and Ga 2 O 3 nanowires formed in vertical orientation with rather uniform of array h) Further discussions The diameter of the nanowire grown by VLS method is determined by the form or diameter of Au droplet. Its size remains essentially unchanged during the entire process of wire growth (see figure 7 f, g and h). The speed of growth, depending on technological conditions and substrate materials, is about several hundreds nm per minutes. The orientation of growing nanowire is related to the locations of the diffused semiconductor atoms in solution of alloy near the interface of Au droplet. Preferred growth directions lie perpendicular to planes along which semiconductor atoms diffused readily allowing for completion of mentioned planes to the diameter of the catalyst, presumably by incorporation of added atoms at steps edges. The chemical reactions occurred in the low vacuum tube /ampoule containing low oxygen or vapour water can be written for three kinds of growing systems (on Ge, Si and GaAs substrates) as the following, respectively: Ge + O 2 GeO 2, (1) 4 Si + O 2 SiO 2, (2) Ga + 3 O 2 2 Ga 2 O 3, (3) 2Ga + 3H 2 O Ga 2 O 3 + 3H 2. (4) Here we would like to note that semiconductor atoms (Ge, Si or Ga) from gaseous phase or from bulk substrate could be diffused out into gas ambient or diffused into the alloy region. The source of oxygen (O 2 ) from gaseous phase is in the growing tube. The diameter of a grown nanowire d can be determined by the following way: 7
9 d c = 4 α Ω (5) C RTLn C where α is specific free energy of the nanowire at the liquid-vapour interface, Ω is gram molecular volume, R is real gas constant, T is absolute temperature, C is concentration of semiconductor atom (Ge, Si, Ga) in the liquid phase, C is equilibrium concentration of semiconductor element in liquid phase. From Eq. (5) we also see that the diameter increases linearly with α and Ω and inversely with T and in(c/c ). Our experimental results agreed with these facts. From obtained results on figures 3, 4, 5, 7 we also observed that GeO 2, Ga 2 O 3 nanowires sometimes grow spontaneously with tangly whiskers forms, and grow orderly depending on chosen technological conditions. The diameters of GeO 2 nanowires are in the range of about 10 to about 40 nm, for Ga 2 O 3 nanowires the diameters are in the range of about nm with length of several µm. We observed that the higher substrate temperatures T 2 is, the smaller nanowire s diameter and more nanowires density becomes. 5. Dynamic 2D simulation of nanowire growth process Based on our experiment results obtained and the understanding of nanowires growth mechanisms we have developed a simulation program for dynamic simulation of nanowires growth in 2D. Figure 8. Eight standing simulation pictures of dynamic simulation program at typical growth temperatures and growth times corresponding to the real growth phenomena and growth mechanisms in figure 7. Upper row: Au layer is on the surface then it is disturbed and becomes Au droplets. Under row: Au droplets is alloying to form liquid-solid phase; the nucleation s seed are formed and semiconductor crystals began to grow in the forms of Au droplets on the surface Figure 8 shows some standing simulation pictures attracted from the dynamic simulation program of nanowire growth process. The program can run with different velocities, it can also zoom to small or larger sizes. The programme should be running in a rather strong configuration PC. The program has transformed up into Avi or Flash format in order to run in multimedia. It has been inserted in our 8
10 website together with other simulation programmes. Software programme consists of some blocks using many commands of Matlab 7.0 to create figures linking together to form a dynamic simulation programme of nanowires growth on semiconductor substrate in air pressures torr. The flow chart of simulation program can be seen in figure 9. Start Set up growing system (vapor box and solid substrate box ) Vapor phase in box with random moving oxygen atoms For j = j+1 Oxygen atoms absoption into Au droplets and alloy Solid Au film on surface induced to droplets at certain positions Changing sizes of droplets and alloying with semiconductor Alloy regions formation between droplets and semiconductor substrate The seeds for growth at the interface between liquid Au and solid phase Nanowires are growing up Yes No End Figure 9. Flow chart of dynamic simulation programmes for nanowires growth on semiconductor substrate. 9
11 6. Conclusions We have synthesis of GeO 2, Ga 2 O 3 nanowires using a thermal VLS method in an ampoule or a sealed glass/quartz tube at a pressure maintaining of torr with different temperatures and different growth times. The nanowires were investigated by SEM, EDX, AFM and SEM The nanowires have diameters distributed from 15 to 40 nm for GeO 2 and nm for Ga 2 O 3. Their lengths are ranging from 20 nm to several µm. We observed also that the higher growth temperature is, the diameter smaller becomes, its density is also increased. A dynamic simulation program of nanowires growth process on semiconductor substrate has been developed. This simulation contains some main phenomena concerning growth mechanisms, and from this simulation we could see directly and lively growth process in PC screen. We would like to note that the technology of VLS method for growing nanowires is simple, low cost but in order to grow good quality, uniform nanowires with fitable sizes for special applications at desired places on substrate we still faced with some technological difficult problems concerning controlling growth mechanisms. References [1] Patently M J 2004 Nano materials the driving force Nanotoday 7(12) 20 [2] Roco 2002 Small Wonders Nanoscience, Engineering and Technology (NSET) 1 [3] Bharat Bhushan 2004 Handbook of Nanotechnology Part A (Springer) 99 [4] Yang P, Wu Y, Fan R 2002 International Journal of Nanoscience 1(1) 1 [5] Lauhon L J, Gudiksen M S and Lieber C M 2004 Phil. Trans. R. Soc. Lond. A [6] Huang Y, Xiangfeng, Cui Y and Mlieber C 2002 Nano Letters 2(2) 101 [7] Greytak A B, Lauhon L J, Gudiksen M S and Lieber C M 2004 Applied Physics Letters [8] Atashbar M Z, Yu M-F and Chen X 2002 Investigation and characterization of Ga 2 O 3 nanowire for gas sensing applications IEEE Sensors [9] Tuan P A, An D K, Manh D H, Phong P V and Hoa L T 2007 Proc. of the 5 th National Solid State conference, Vietnam 359 [10] Trang P H, Vuong H V, Phong P V, Manh N H and An D K 2008 Proc. of the APCTP ASEAN Workshop on Advanced Materials Science and Nanotechnology (Nha Trang, Vietnam) p. 975 [11] Mojzes I, Kokényesi S, Szabó I A, Ivan I and Pécz B 2006 Nanopages 1 85 [12] Hemant A, Ann M F, Irene A G, Christopher E D C and Paul C 2007 ACS Nano. 1(5) 415 [13] Civale Y, Nanver L K, Hadley P 2004 Proc. of 7th Annual Workshop on Semiconductor Advances for Future Electronics and Sensors (Veldhoven, The Netherlands) 692 [14] Noborisaka J, Motohisa J, Hara S and Fukui T 2005 Applied Physics Letters [15] Wen J G, Lao J Y, Wang D Z, Kyaw T M, Foo Y L and Ren Z F 2003 Chem. Phys. Lett [16] Kalache B, Cabarraocas P R, Morral A F 2006 Jpn. J. Appl. Phys. 45 L190 [17] Verheijen M A, Immink G, Smet T de, Borgstrom M T and Bakkers E P 2006 Growth kinetics of heterostructured GaP-GaAs nanowires J. Am. Chem. Soc [18] Chiem C V, Ha N T T, Tam N T T, Chuc N V, Li H and Muyng S J 2008 Proc. of the APCTP ASEAN Workshop on Advanced Materials Science and Nanotechnology (Nha Trang, Vietnam) p. 837 [19] An D K, Chung N X and Tuan P A 2008 Proc. of the APCTP ASEAN Workshop on Advanced Materials Science and Nanotechnology (Nha Trang, Vietnam) p. 518 Acknowledgements Authors would like to express their thanks for Mr. Do Hung Manh for his measurement of SEM, EDX of samples. Authors also would like to express their thanks to the Institute of Materials Science VAST as well as NAFOSTED for financial funding to the basic research project in 2007, 2008 and 2009 to carry out these topics. 10
Raman Spectroscopy and Transmission Electron Microscopy of Si x Ge 1-x -Ge-Si Core-Double-Shell Nanowires
Raman Spectroscopy and Transmission Electron Microscopy of Si x Ge 1-x -Ge-Si Core-Double-Shell Nanowires Paola Perez Mentor: Feng Wen PI: Emanuel Tutuc Background One-dimensional semiconducting nanowires
More informationSupplementary Information
Supplementary Information For Nearly Lattice Matched All Wurtzite CdSe/ZnTe Type II Core-Shell Nanowires with Epitaxial Interfaces for Photovoltaics Kai Wang, Satish C. Rai,Jason Marmon, Jiajun Chen, Kun
More informationContents. Nano-2. Nano-2. Nanoscience II: Nanowires. 2. Growth of nanowires. 1. Nanowire concepts Nano-2. Nano-2
Contents Nanoscience II: Nanowires Kai Nordlund 17.11.2010 Faculty of Science Department of Physics Division of Materials Physics 1. Introduction: nanowire concepts 2. Growth of nanowires 1. Spontaneous
More informationSYNTHESIS AND ANALYSIS OF SILICON NANOWIRES GROWN ON Si (111) SUBSTRATE AT DIFFERENT SILANE GAS FLOW RATE
SYNTHESIS AND ANALYSIS OF SILICON NANOWIRES GROWN ON Si (111) SUBSTRATE AT DIFFERENT SILANE GAS FLOW RATE Habib Hamidinezhad*, Yussof Wahab, Zulkafli Othaman and Imam Sumpono Ibnu Sina Institute for Fundamental
More informationSynthesis of SiC nanowires from gaseous SiO and pyrolyzed bamboo slices
Journal of Physics: Conference Series Synthesis of SiC nanowires from gaseous SiO and pyrolyzed bamboo slices To cite this article: Cui-yan Li et al 2009 J. Phys.: Conf. Ser. 152 012072 View the article
More informationHighly efficient SERS nanowire/ag composites
Highly efficient SERS nanowire/ag composites S.M. Prokes, O.J. Glembocki and R.W. Rendell Electronics Science and Technology Division Introduction: Optically based sensing provides advantages over electronic
More informationGrowth and Characterization of single crystal InAs nanowire arrays and their application to plasmonics
Growth and Characterization of single crystal InAs nanowire arrays and their application to plasmonics S.M. Prokes, H.D. Park* and O.J. Glembocki US Naval Research Laboratory 4555 Overlook Ave. SW, Washington
More informationZinc Oxide Nanowires Impregnated with Platinum and Gold Nanoparticle for Ethanol Sensor
CMU. J.Nat.Sci. Special Issue on Nanotechnology (2008) Vol. 7(1) 185 Zinc Oxide Nanowires Impregnated with Platinum and Gold Nanoparticle for Ethanol Sensor Weerayut Wongka, Sasitorn Yata, Atcharawan Gardchareon,
More informationFabrication of Crystalline Semiconductor Nanowires by Vapor-liquid-solid Glancing Angle Deposition (VLS- GLAD) Technique.
Fabrication of Crystalline Semiconductor Nanowires by Vapor-liquid-solid Glancing Angle Deposition (VLS- GLAD) Technique. Journal: 2011 MRS Spring Meeting Manuscript ID: 1017059 Manuscript Type: Symposium
More informationSynthesis of Silicon. applications. Nanowires Team. Régis Rogel (Ass.Pr), Anne-Claire Salaün (Ass. Pr)
Synthesis of Silicon nanowires for sensor applications Anne-Claire Salaün Nanowires Team Laurent Pichon (Pr), Régis Rogel (Ass.Pr), Anne-Claire Salaün (Ass. Pr) Ph-D positions: Fouad Demami, Liang Ni,
More informationNanofluidic Diodes based on Nanotube Heterojunctions
Supporting Information Nanofluidic Diodes based on Nanotube Heterojunctions Ruoxue Yan, Wenjie Liang, Rong Fan, Peidong Yang 1 Department of Chemistry, University of California, Berkeley, CA 94720, USA
More informationSYNTHESIS AND CHARACTERIZATION OF II-IV GROUP AND SILICON RELATED NANOMATERIALS
SYNTHESIS AND CHARACTERIZATION OF II-IV GROUP AND SILICON RELATED NANOMATERIALS ISMATHULLAKHAN SHAFIQ MASTER OF PHILOSOPHY CITY UNIVERSITY OF HONG KONG FEBRUARY 2008 CITY UNIVERSITY OF HONG KONG 香港城市大學
More informationGigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene
Gigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationIndium tin oxide nanowires growth by dc sputtering. Fung, MK; Sun, YC; Ng, AMC; Chen, XY; Wong, KK; Djurišíc, AB; Chan, WK
Title Indium tin oxide nanowires growth by dc sputtering Author(s) Fung, MK; Sun, YC; Ng, AMC; Chen, XY; Wong, KK; Djurišíc, AB; Chan, WK Citation Applied Physics A: Materials Science And Processing, 2011,
More informationElectrical transport properties in self-assembled erbium. disilicide nanowires
Solid State Phenomena Online: 2007-03-15 ISSN: 1662-9779, Vols. 121-123, pp 413-416 doi:10.4028/www.scientific.net/ssp.121-123.413 2007 Trans Tech Publications, Switzerland Electrical transport properties
More informationSemiconductor Physics and Devices
Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because
More informationSemiconductor Nanowires for photovoltaics and electronics
Semiconductor Nanowires for photovoltaics and electronics M.T. Borgström, magnus.borgstrom@ftf.lth.se NW Doping Total control over axial and radial NW growth NW pn-junctions World record efficiency solar
More informationDirectional Growth of Ultra-long CsPbBr 3 Perovskite. Nanowires for High Performance Photodetectors
Supporting information Directional Growth of Ultra-long CsPbBr 3 Perovskite Nanowires for High Performance Photodetectors Muhammad Shoaib, Xuehong Zhang, Xiaoxia Wang, Hong Zhou, Tao Xu, Xiao Wang, Xuelu
More informationSUPPLEMENTARY INFORMATION
SUPPLEMENTARY INFORMATION doi:10.1038/nature11293 1. Formation of (111)B polar surface on Si(111) for selective-area growth of InGaAs nanowires on Si. Conventional III-V nanowires (NWs) tend to grow in
More informationSUPPLEMENTARY INFORMATION
Room-temperature continuous-wave electrically injected InGaN-based laser directly grown on Si Authors: Yi Sun 1,2, Kun Zhou 1, Qian Sun 1 *, Jianping Liu 1, Meixin Feng 1, Zengcheng Li 1, Yu Zhou 1, Liqun
More informationFabrication of a submicron patterned using an electrospun single fiber as mask. Author(s)Ishii, Yuya; Sakai, Heisuke; Murata,
JAIST Reposi https://dspace.j Title Fabrication of a submicron patterned using an electrospun single fiber as mask Author(s)Ishii, Yuya; Sakai, Heisuke; Murata, Citation Thin Solid Films, 518(2): 647-650
More informationSupporting Information
Supporting Information Resistive Switching Memory Effects of NiO Nanowire/Metal Junctions Keisuke Oka 1, Takeshi Yanagida 1,2 *, Kazuki Nagashima 1, Tomoji Kawai 1,3 *, Jin-Soo Kim 3 and Bae Ho Park 3
More informationSILICON NANOWIRE HYBRID PHOTOVOLTAICS
SILICON NANOWIRE HYBRID PHOTOVOLTAICS Erik C. Garnett, Craig Peters, Mark Brongersma, Yi Cui and Mike McGehee Stanford Univeristy, Department of Materials Science, Stanford, CA, USA ABSTRACT Silicon nanowire
More informationStudy of defect behaviour in Ga 2 O 3 nanowires and nano-ribbons under reducing gas annealing conditions: applications to sensing
Int. J. Nanotechnol., Vol. x, No. x, xxxx 1 Study of defect behaviour in Ga 2 O 3 nanowires and nano-ribbons under reducing gas annealing conditions: applications to sensing S.M. Prokes*, W.E. Carlos and
More information4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate
22 Annual Report 2010 - Solid-State Electronics Department 4.1.2 InAs nanowire circuits fabricated by field-assisted selfassembly on a host substrate Student Scientist in collaboration with R. Richter
More informationMini-project report. Nanowire Photovoltaics Correlating the Optical and Structural Properties of GaAs Nanowires Containing InGaAs Quantum Dots
Mini-project report Nanowire Photovoltaics Correlating the Optical and Structural Properties of GaAs Nanowires Containing InGaAs Quantum Dots Alex Barrows a.barrows@sheffield.ac.uk 18/05/2012 1 Abstract
More informationSupplementary Materials for
www.sciencemag.org/cgi/content/full/science.1234855/dc1 Supplementary Materials for Taxel-Addressable Matrix of Vertical-Nanowire Piezotronic Transistors for Active/Adaptive Tactile Imaging Wenzhuo Wu,
More informationSemiconductor nanowires have demonstrated unique
pubs.acs.org/nanolett Understanding Self-Aligned Planar Growth of InAs Nanowires Yunlong Zi, Kyooho Jung, Dmitri Zakharov, and Chen Yang*,, Department of Physics and Department of Chemistry, Purdue University,
More informationMulti-Functions of Net Surface Charge in the Reaction. on a Single Nanoparticle
Multi-Functions of Net Surface Charge in the Reaction on a Single Nanoparticle Shaobo Xi 1 and Xiaochun Zhou* 1,2 1 Division of Advanced Nanomaterials, 2 Key Laboratory of Nanodevices and Applications,
More informationSupplementary information for: Surface passivated GaAsP single-nanowire solar cells exceeding 10% efficiency grown on silicon
Supplementary information for: Surface passivated GaAsP single-nanowire solar cells exceeding 10% efficiency grown on silicon Jeppe V. Holm 1, Henrik I. Jørgensen 1, Peter Krogstrup 2, Jesper Nygård 2,4,
More informationwrite-nanocircuits Direct-write Jaebum Joo and Joseph M. Jacobson Molecular Machines, Media Lab Massachusetts Institute of Technology, Cambridge, MA
Fab-in in-a-box: Direct-write write-nanocircuits Jaebum Joo and Joseph M. Jacobson Massachusetts Institute of Technology, Cambridge, MA April 17, 2008 Avogadro Scale Computing / 1 Avogadro number s? Intel
More informationAtomic-layer deposition of ultrathin gate dielectrics and Si new functional devices
Atomic-layer deposition of ultrathin gate dielectrics and Si new functional devices Anri Nakajima Research Center for Nanodevices and Systems, Hiroshima University 1-4-2 Kagamiyama, Higashi-Hiroshima,
More informationCoating of Si Nanowire Array by Flexible Polymer
, pp.422-426 http://dx.doi.org/10.14257/astl.2016.139.84 Coating of Si Nanowire Array by Flexible Polymer Hee- Jo An 1, Seung-jin Lee 2, Taek-soo Ji 3* 1,2.3 Department of Electronics and Computer Engineering,
More informationLong-distance propagation of short-wavelength spin waves. Liu et al.
Long-distance propagation of short-wavelength spin waves Liu et al. Supplementary Note 1. Characterization of the YIG thin film Supplementary fig. 1 shows the characterization of the 20-nm-thick YIG film
More information4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions
ELECTRONICS 4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions Yu SAITOH*, Toru HIYOSHI, Keiji WADA, Takeyoshi MASUDA, Takashi TSUNO and Yasuki MIKAMURA ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
More informationAnalog Synaptic Behavior of a Silicon Nitride Memristor
Supporting Information Analog Synaptic Behavior of a Silicon Nitride Memristor Sungjun Kim, *, Hyungjin Kim, Sungmin Hwang, Min-Hwi Kim, Yao-Feng Chang,, and Byung-Gook Park *, Inter-university Semiconductor
More informationFormation of Metal-Semiconductor Axial Nanowire Heterostructures through Controlled Silicidation
Formation of Metal-Semiconductor Axial Nanowire Heterostructures through Controlled Silicidation Undergraduate Researcher Phillip T. Barton Faculty Mentor Lincoln J. Lauhon Department of Materials Science
More informationSupplementary Figure S1 X-ray diffraction pattern of the Ag nanowires shown in Fig. 1a dispersed in their original solution. The wavelength of the
Supplementary Figure S1 X-ray diffraction pattern of the Ag nanowires shown in Fig. 1a dispersed in their original solution. The wavelength of the x-ray beam was 0.1771 Å. The saturated broad peak and
More informationA Scalable Method for the Synthesis of Metal Oxide Nanowires. J. Thangala, S. Vaddiraju, R. Bogale, R. Thurman, T. Powers, B. Deb, and M.K.
97 ECS Transactions, 3 (9) 97-105 (2006) 10.1149/1.2357101, copyright The Electrochemical Society A Scalable Method for the Synthesis of Metal Oxide Nanowires J. Thangala, S. Vaddiraju, R. Bogale, R. Thurman,
More informationDirect synthesis of single-crystalline silicon nanowires using molten gallium and silane plasma
INSTITUTE OF PHYSICS PUBLISHING Nanotechnology 15 (2004) 130 134 NANOTECHNOLOGY PII: S0957-4484(04)63201-6 Direct synthesis of single-crystalline silicon nanowires using molten gallium and silane plasma
More informationVertically Aligned BaTiO 3 Nanowire Arrays for Energy Harvesting
Electronic Supplementary Material (ESI) for Electronic Supplementary Information (ESI) Vertically Aligned BaTiO 3 Nanowire Arrays for Energy Harvesting Aneesh Koka, a Zhi Zhou b and Henry A. Sodano* a,b
More informationOutline: Introduction: What is SPM, history STM AFM Image treatment Advanced SPM techniques Applications in semiconductor research and industry
1 Outline: Introduction: What is SPM, history STM AFM Image treatment Advanced SPM techniques Applications in semiconductor research and industry 2 Back to our solutions: The main problem: How to get nm
More informationSupplementary Information
Electronic Supplementary Material (ESI) for Physical Chemistry Chemical Physics. This journal is the Owner Societies 2014 Supplementary Information Single-crystalline CdTe nanowire field effect transisitor
More informationHigh-Ohmic Resistors using Nanometer-Thin Pure-Boron Chemical-Vapour-Deposited Layers
High-Ohmic Resistors using Nanometer-Thin Pure-Boron Chemical-Vapour-Deposited Layers Negin Golshani, Vahid Mohammadi, Siva Ramesh, Lis K. Nanver Delft University of Technology The Netherlands ESSDERC
More informationphotolithographic techniques (1). Molybdenum electrodes (50 nm thick) are deposited by
Supporting online material Materials and Methods Single-walled carbon nanotube (SWNT) devices are fabricated using standard photolithographic techniques (1). Molybdenum electrodes (50 nm thick) are deposited
More informationTransistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.
Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-
More informationPhotonic Crystal Slot Waveguide Spectrometer for Detection of Methane
Photonic Crystal Slot Waveguide Spectrometer for Detection of Methane Swapnajit Chakravarty 1, Wei-Cheng Lai 2, Xiaolong (Alan) Wang 1, Che-Yun Lin 2, Ray T. Chen 1,2 1 Omega Optics, 10306 Sausalito Drive,
More informationIMAGING SILICON NANOWIRES
Project report IMAGING SILICON NANOWIRES PHY564 Submitted by: 1 Abstract: Silicon nanowires can be easily integrated with conventional electronics. Silicon nanowires can be prepared with single-crystal
More informationDEVELOPMENT OF SILICON NANOWIRE FIELD EFFECT TRANSISTORS. Prathyusha Nukala. Thesis Prepared for the Degree of MASTER OF SCIENCE
DEVELOPMENT OF SILICON NANOWIRE FIELD EFFECT TRANSISTORS Prathyusha Nukala Thesis Prepared for the Degree of MASTER OF SCIENCE UNIVERSITY OF NORTH TEXAS December 2011 APPROVED: Usha Philipose, Major Professor
More informationSupplementary information for Stretchable photonic crystal cavity with
Supplementary information for Stretchable photonic crystal cavity with wide frequency tunability Chun L. Yu, 1,, Hyunwoo Kim, 1, Nathalie de Leon, 1,2 Ian W. Frank, 3 Jacob T. Robinson, 1,! Murray McCutcheon,
More informationNanotechnology, the infrastructure, and IBM s research projects
Nanotechnology, the infrastructure, and IBM s research projects Dr. Paul Seidler Coordinator Nanotechnology Center, IBM Research - Zurich Nanotechnology is the understanding and control of matter at dimensions
More informationNanophotonics: Single-nanowire electrically driven lasers
Nanophotonics: Single-nanowire electrically driven lasers Ivan Stepanov June 19, 2010 Single crystaline nanowires have unique optic and electronic properties and their potential use in novel photonic and
More informationSupporting Information. Single-Nanowire Electrochemical Probe Detection for Internally Optimized Mechanism of
Supporting Information Single-Nanowire Electrochemical Probe Detection for Internally Optimized Mechanism of Porous Graphene in Electrochemical Devices Ping Hu, Mengyu Yan, Xuanpeng Wang, Chunhua Han,*
More informationSemiconductor nanowires (NWs) synthesized by the
Direct Growth of Nanowire Logic Gates and Photovoltaic Devices Dong Rip Kim, Chi Hwan Lee, and Xiaolin Zheng* Department of Mechanical Engineering, Stanford University, California 94305 pubs.acs.org/nanolett
More informationVertical Surround-Gate Field-Effect Transistor
Chapter 6 Vertical Surround-Gate Field-Effect Transistor The first step towards a technical realization of a nanowire logic element is the design and manufacturing of a nanowire transistor. In this respect,
More informationDensity-Controlled Growth of Aligned ZnO Nanowires Sharing a Common Contact: A Simple, Low-Cost, and Mask-Free Technique for Large-Scale Applications
7720 J. Phys. Chem. B 2006, 110, 7720-7724 Density-Controlled rowth of Aligned ZnO Nanowires Sharing a Common Contact: A Simple, Low-Cost, and Mask-Free Technique for Large-Scale Applications Xudong Wang,
More informationTrue Three-Dimensional Interconnections
True Three-Dimensional Interconnections Satoshi Yamamoto, 1 Hiroyuki Wakioka, 1 Osamu Nukaga, 1 Takanao Suzuki, 2 and Tatsuo Suemasu 1 As one of the next-generation through-hole interconnection (THI) technologies,
More informationSurface Topography and Alignment Effects in UV-Modified Polyimide Films with Micron Size Patterns
CHINESE JOURNAL OF PHYSICS VOL. 41, NO. 2 APRIL 2003 Surface Topography and Alignment Effects in UV-Modified Polyimide Films with Micron Size Patterns Ru-Pin Pan 1, Hua-Yu Chiu 1,Yea-FengLin 1,andJ.Y.Huang
More informationVertical Nanowall Array Covered Silicon Solar Cells
International Conference on Solid-State and Integrated Circuit (ICSIC ) IPCSIT vol. () () IACSIT Press, Singapore Vertical Nanowall Array Covered Silicon Solar Cells J. Wang, N. Singh, G. Q. Lo, and D.
More informationSynthesis and Properties of Ge, Si, and Ge/Si Heterostructured Nanowires
Synthesis and Properties of Ge, Si, and Ge/Si Heterostructured Nanowires S. Tom Picraux Center for Integrated Nanotechnologies Los Alamos National Laboratory University of Texas, Arlington November 10,
More informationMonolithically integrated InGaAs nanowires on 3D. structured silicon-on-insulator as a new platform for. full optical links
Monolithically integrated InGaAs nanowires on 3D structured silicon-on-insulator as a new platform for full optical links Hyunseok Kim 1, Alan C. Farrell 1, Pradeep Senanayake 1, Wook-Jae Lee 1,* & Diana.
More informationSynthesis of nanowires and nanotubes
Synthesis of nanowires and nanotubes Laser-assisted Catalytic Growth Source target with catalyst is evaporated by laser. Nanomaterials are collected on a cold finger. Synthesized semiconductor NWs - Si,
More informationMeasurement of Microscopic Three-dimensional Profiles with High Accuracy and Simple Operation
238 Hitachi Review Vol. 65 (2016), No. 7 Featured Articles Measurement of Microscopic Three-dimensional Profiles with High Accuracy and Simple Operation AFM5500M Scanning Probe Microscope Satoshi Hasumura
More informationCMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs
CMOS Digital Integrated Circuits Lec 2 Fabrication of MOSFETs 1 CMOS Digital Integrated Circuits 3 rd Edition Categories of Materials Materials can be categorized into three main groups regarding their
More informationCeramic Processing Research
Journal of Ceramic Processing Research. Vol. 10, No. 3, pp. 243~247 (2009) J O U R N A L O F Ceramic Processing Research Formation kinetics and structures of high-density vertical Si nanowires on (111)Si
More informationLateral Nanoconcentrator Nanowire Multijunction Photovoltaic Cells
Lateral Nanoconcentrator Nanowire Multijunction Photovoltaic Cells Investigators Professor H.-S. Philip Wong (Department of Electrical Engineering) Professor Peter Peumans (Department of Electrical Engineering)
More informationParameter Optimization Of GAA Nano Wire FET Using Taguchi Method
Parameter Optimization Of GAA Nano Wire FET Using Taguchi Method S.P. Venu Madhava Rao E.V.L.N Rangacharyulu K.Lal Kishore Professor, SNIST Professor, PSMCET Registrar, JNTUH Abstract As the process technology
More informationThe effect of the diameters of the nanowires on the reflection spectrum
The effect of the diameters of the nanowires on the reflection spectrum Bekmurat Dalelkhan Lund University Course: FFF042 Physics of low-dimensional structures and quantum devices 1. Introduction Vertical
More informationWe are right on schedule for this deliverable. 4.1 Introduction:
DELIVERABLE # 4: GaN Devices Faculty: Dipankar Saha, Subhabrata Dhar, Subhananda Chakrabati, J Vasi Researchers & Students: Sreenivas Subramanian, Tarakeshwar C. Patil, A. Mukherjee, A. Ghosh, Prantik
More informationSUPPLEMENTARY INFORMATION
Enhanced Thermoelectric Performance of Rough Silicon Nanowires Allon I. Hochbaum 1 *, Renkun Chen 2 *, Raul Diaz Delgado 1, Wenjie Liang 1, Erik C. Garnett 1, Mark Najarian 3, Arun Majumdar 2,3,4, Peidong
More informationGold Nanoparticle Based Plasmonic Microwave-antenna
American Journal of Applied Scientific Research 2016; 2(6): 82-86 http://www.sciencepublishinggroup.com/j/ajasr doi: 10.11648/j.ajasr.20160206.18 ISSN: 2471-9722 (Print); ISSN: 2471-9730 (Online) Gold
More informationDepartment of Electrical Engineering IIT Madras
Department of Electrical Engineering IIT Madras Sample Questions on Semiconductor Devices EE3 applicants who are interested to pursue their research in microelectronics devices area (fabrication and/or
More informationInAs InP Core Shell Nanowires
InAs InP Core Shell Nanowires Epitaxial Growth and Characterization Magnus Heurlin Supervisors: Philippe Caroff and Claes Thelander Master of Science Thesis September 2008 Department of Solid State Physics
More informationContinuous Modification Treatment of Polyester Fabric by Dielectric Barrier Discharge
Continuous Modification Treatment of Polyester Fabric by Dielectric Barrier Discharge Ren Zhongfu 1, Qiu Gao 2, Ren Xiandong 1, Wang Zhonghua 1 (1. Jining Medical College, Jining, 272000 ; 2. College of
More informationCHINESE JOURNAL OF PHYSICS VOL. 51, NO. 4 August 2013
CHINESE JOURNAL OF PHYSICS VOL. 51, NO. 4 August 2013 Thermoelectric Properties of an Individual Bi 1.75 Sb 0.25 Te 2.02 Nanowire Ping-Chung Lee, 1, 2, Hong-Chi Chen, 3 Chuan-Ming Tseng, 3 Wei-Chiao Lai,
More informationR. Rakesh Kumar Phone:
R. Rakesh Kumar Phone: + 91 9676220574 Assistant Professor Department Of Physics, Gitam University, Hyderabad - 502329. Email: rrakesh@gitam.in. Webpage:-https://sites.google.com/site/rakeshrajaboina/
More informationIntroduction Fundamentals of laser Types of lasers Semiconductor lasers
ECE 5368 Introduction Fundamentals of laser Types of lasers Semiconductor lasers Introduction Fundamentals of laser Types of lasers Semiconductor lasers How many types of lasers? Many many depending on
More informationSupporting Information. for. Visualization of Electrode-Electrolyte Interfaces in LiPF 6 /EC/DEC Electrolyte for Lithium Ion Batteries via In-Situ TEM
Supporting Information for Visualization of Electrode-Electrolyte Interfaces in LiPF 6 /EC/DEC Electrolyte for Lithium Ion Batteries via In-Situ TEM Zhiyuan Zeng 1, Wen-I Liang 1,2, Hong-Gang Liao, 1 Huolin
More informationMajor Fabrication Steps in MOS Process Flow
Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide Silicon substrate Oxidation (Field oxide) Photoresist Coating Mask-Wafer Alignment
More informationCrystal phase transformation in self-assembled. - Supporting Information -
Crystal phase transformation in self-assembled InAs nanowire junctions on patterned Si substrates - Supporting Information - Torsten Rieger 1,2, Daniel Rosenbach 1,2, Daniil Vakulov 1,2, Sebastian Heedt
More informationOpportunities and Challenges for Nanoelectronic Devices and Processes
The Sixth U.S.-Korea Forum on Nanotechnology, April 28-29, 2009, Las Vegas, NV Opportunities and Challenges for Nanoelectronic Devices and Processes Yoshio Nishi Professor, Electrical Engineering, Material
More informationHigh-resolution x-ray diffraction analysis of epitaxially grown indium phosphide nanowires
JOURNAL OF APPLIED PHYSICS 97, 084318 2005 High-resolution x-ray diffraction analysis of epitaxially grown indium phosphide nanowires T. Kawamura, a S. Bhunia, b and Y. Watanabe c Basic Research Laboratories,
More informationProposal of Novel Collector Structure for Thin-wafer IGBTs
12 Special Issue Recent R&D Activities of Power Devices for Hybrid ElectricVehicles Research Report Proposal of Novel Collector Structure for Thin-wafer IGBTs Takahide Sugiyama, Hiroyuki Ueda, Masayasu
More informationCollege of Engineering Department of Electrical Engineering and Computer Sciences University of California, Berkeley
College of Engineering Department of Electrical Engineering and Below are your weekly quizzes. You should print out a copy of the quiz and complete it before your lab section. Bring in the completed quiz
More informationHigh-Speed Scalable Silicon-MoS 2 P-N Heterojunction Photodetectors
High-Speed Scalable Silicon-MoS 2 P-N Heterojunction Photodetectors Veerendra Dhyani 1, and Samaresh Das 1* 1 Centre for Applied Research in Electronics, Indian Institute of Technology Delhi, New Delhi-110016,
More informationMechanism of vertical Ge nanowire nucleation on Si (111) during subeutectic annealing and growth
ARTICLES Mechanism of vertical Ge nanowire nucleation on Si (111) during subeutectic annealing and growth Se Jun Park a) Birck Nanotechnology Center, Purdue University, West Lafayette, Indiana 47907; and
More informationThe Effect of He-Ne and Diode Lasers on the Electrical Characteristics of Silicon Diode
American Journal of Optics and Photonics 2018; 6(1): 8-13 http://www.sciencepublishinggroup.com/j/ajop doi: 10.11648/j.ajop.20180601.12 ISSN: 2330-8486 (Print); ISSN: 2330-8494 (Online) The Effect of He-Ne
More information3-5μm F-P Tunable Filter Array based on MEMS technology
Journal of Physics: Conference Series 3-5μm F-P Tunable Filter Array based on MEMS technology To cite this article: Wei Xu et al 2011 J. Phys.: Conf. Ser. 276 012052 View the article online for updates
More informationGrowth and replication of ordered ZnO nanowire arrays on general flexible substrates
COMMUNICATION www.rsc.org/materials Journal of Materials Chemistry Growth and replication of ordered ZnO nanowire arrays on general flexible substrates Su Zhang, ab Yue Shen, b Hao Fang, b Sheng Xu, b
More informationCavity QED with quantum dots in semiconductor microcavities
Cavity QED with quantum dots in semiconductor microcavities M. T. Rakher*, S. Strauf, Y. Choi, N.G. Stolz, K.J. Hennessey, H. Kim, A. Badolato, L.A. Coldren, E.L. Hu, P.M. Petroff, D. Bouwmeester University
More informationSupporting Information: Determination of n-type doping level in single GaAs. nanowires by cathodoluminescence
Supporting Information: Determination of n-type doping level in single GaAs nanowires by cathodoluminescence Hung-Ling Chen 1, Chalermchai Himwas 1, Andrea Scaccabarozzi 1,2, Pierre Rale 1, Fabrice Oehler
More informationGrowth and characterization of single crystal Ga 2 O 3 nanowires and nano-ribbons for sensing applications.
Growth and characterization of single crystal nanowires and nano-ribbons for sensing applications. S.M. Prokes, W.E. Carlos and O.J. Glembocki US Naval Research Laboratory 4555 Overlook Ave. SW Washington
More information32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family
From Sand to Silicon Making of a Chip Illustrations 32nm High-K/Metal Gate Version Including 2nd Generation Intel Core processor family April 2011 1 The illustrations on the following foils are low resolution
More informationMEMS-based Micro Coriolis mass flow sensor
MEMS-based Micro Coriolis mass flow sensor J. Haneveld 1, D.M. Brouwer 2,3, A. Mehendale 2,3, R. Zwikker 3, T.S.J. Lammerink 1, M.J. de Boer 1, and R.J. Wiegerink 1. 1 MESA+ Institute for Nanotechnology,
More informationEE 5611 Introduction to Microelectronic Technologies Fall Thursday, September 04, 2014 Lecture 02
EE 5611 Introduction to Microelectronic Technologies Fall 2014 Thursday, September 04, 2014 Lecture 02 1 Lecture Outline Review on semiconductor materials Review on microelectronic devices Example of microelectronic
More informationFLUCTUATION OF CONTACT VOLTAGE DURING FRETTING PHASES
FLUCTUATION OF CONTACT VOLTAGE DURING FRETTING PHASES Rochdi El Abdi 1, Sofiane El Mossouess 2, Noureddine Benjemâa 3, ErwannCarvou 4, Laurent Doublet 5 1 Université de Rennes1- Institut de Physique de
More informationA scanning tunneling microscopy based potentiometry technique and its application to the local sensing of the spin Hall effect
A scanning tunneling microscopy based potentiometry technique and its application to the local sensing of the spin Hall effect Ting Xie 1, a), Michael Dreyer 2, David Bowen 3, Dan Hinkel 3, R. E. Butera
More informationMonitoring of Galvanic Replacement Reaction. between Silver Nanowires and HAuCl 4 by In-Situ. Transmission X-Ray Microscopy
Supporting Information Monitoring of Galvanic Replacement Reaction between Silver Nanowires and HAuCl 4 by In-Situ Transmission X-Ray Microscopy Yugang Sun *, and Yuxin Wang Center for Nanoscale Materials
More informationIntroduction of New Products
Field Emission Electron Microscope JEM-3100F For evaluation of materials in the fields of nanoscience and nanomaterials science, TEM is required to provide resolution and analytical capabilities that can
More informationAmbipolar electronics
Ambipolar electronics Xuebei Yang and Kartik Mohanram Department of Electrical and Computer Engineering, Rice University, Houston {xy3,mr11,kmram}@rice.edu Rice University Technical Report TREE12 March
More information