5 Introduction to SPICE

Size: px
Start display at page:

Download "5 Introduction to SPICE"

Transcription

1 5 Introduction to SPICE This session demonstrates the operation and use of SPICE3F. The aspects introduced are the interactive shell, netlists, and basic simulations. 5.1 Equipment 1 SPICE Access to WinSPICE and user guide 5.2 Timetable 2:00 pm 2:15 pm Set up 2:15 3:15 SPICE Controls 3:15 4:00 DC Analysis 5:00 4:45 AC Analysis 4:45 5:00 Wrap up 5.3 SPICE Controls 60 minutes Interactive Shell Berkeley SPICE release 3 includes a built-in command shell, which is similar to a unix c-shell. Variables and numerical vectors can be manipulated, displayed and stored. It is this shell that is used to manipulate simulation results, so some basic functionality of it will be explained in the following interactive tutorial. Data is organised in plots, which contain sets of text variables and numerical vectors. Performing a simulation creates a new plot and the results of previous simulations remain in memory unless the old plots are erased. All numerical quantities are contained in vectors, even if it is only one number. Variables can be view and set with the SET command. View currently set variables by typing set and note that there are variables that describe the current plot, curplot and plots. The online TUTORIAL (INTERACTIVE INTERPRETER / VARIABLES) identifies other useful variables that control program operation (e.g. nomoremode, noaskquit) Vectors are arrays of numerical data that are assigned and created by the let command. Create a new plot to store new vectors with setplot new and then create a vector with 101 elements called x with the vector command: let x=vector(101) Let the values of x range between 1 and +1 with let x=(x/50)-1 Set x to be the default plotting scale: setscale x 1

2 Check the vectors created by this with the display command. Now plot some functions. plot xˆ2*sin(x*2*pi) plot cos(2*pi*x) plot xˆ2*sin(x*2*pi) cos(2*pi*x) Produce a hardcopy with the file menu or copy to the clipboard with the edit menu Scripts SPICE 3 provides a mechanism for performing circuit analysis with user defined functions and scripts. The format of a script file is as follows: The first line is a title or comment line starting with an asterisk. The next line is (the dot. is significant), the last line is and intermediate lines are commands as could be typed at the spice prompt. A script file can be executed by typing the name of the file that contains the script. Example: Prepare a text file with the following text. * example script setplot new let x=vector(101) let x=(x/50)-1 setscale x foreach power echo $power let y$power = xˆ$power end echo plotting plot y1 y2 y3 y4 y5 y6 A simple way to start off, once spice is launched, is to change to the working directory and edit a new file with the following commands: Winspice 1 -> cd h:\working\whatever Winspice 2 -> edit testscript.txt Execute this file in spice by typing its name at the spice prompt. User functions: It is possible to type a file name with extra command line arguments. The arguments are passed to the script in the variable array argv and the number of arguments is passed as argc. The following script will display command line arguments passed to it: 2

3 * command line echo echo there are $argc arguments echo the first is $argv[1] let count=$argc if (count > 3) echo the fourth is $argv[4] end Prepare this script in a text file and try a few command lines. Scripts: Use the previous two files as a basis for preparing a script file that will implement a user defined command called plotpwr. The command line plotpwr xstart xstop n should prepare a new plot containing a vector x consisting of 101 values ranging from xstart to xstop, and a vector y = xˆn. 5.4 DC Analysis 45 minutes The first circuit analysis step is determination of the dc operating point. Before this can happen, a description of the circuit, called a netlist, must be created Netlist A NETLIST is a spice description of the circuit with the following format. The first line is a title line, which must be present because spice ignores it as part of the circuit. The last line is usually.end though is not required in some versions of spice. The intervening lines contain device descriptions, which vary according to each type of device. In Berkeley spice, it is also possible to include a / sequence within the netlist to automate analysis of the circuit. Study the spice manual to determine how to enter the following circuit in a text file to be read by spice. (Note: there are only 3 nodes in this circuit of which one must be 0 (zero).) 22 Ω V i 5V 33 Ω 10 Ω 15 Ω V o Again, an easy way to start is to ensure spice is working in the desired directory and then create a new file with the edit command: Winspice 1 -> cd I:\working Winspice 2 -> edit dctest.cir Once the netlist is ready, save it and load the circuit by typing its file name (or use the source command): 3

4 Winspice 3 -> dctest.cir Check that the circuit has been correctly loaded with the listing command. From this point on, the file can be edited by typing edit and each time the file is re-saved, it will be automatically reloaded by spice Operating Point Analysis Perform an operating point analysis on the circuit by typing op: Winspice 4 -> op Display the vectors that have been created with the display command. Print the vectors with the command print all. Show the operating condition of each resistor by show r and show all DC Analysis The dc command sweeps voltages through a range of values. Use the dc command to sweep the input voltage through the range 10 to +10 Winspice 7 -> dc vi This assumes that the voltage source was called vi in the netlist. Use the display command to check the vectors that have been created. Plot the output with the plot command. dc vi plot vo Non-linear devices Edit the netlist to replace the 15Ω resistor with a diode. It is necessary to add a.model line to describe the characteristics of the diode. A suitable line that uses the default settings is.model diode d Repeat the dc command to sweep the input voltage and plot the output. Edit the.model line to add the parameter is=1e-8 and repeat the dc analysis and note any difference in the result Plots When the results of two analysis operations need to be plotted on the same graph it is necessary to determine the plot each is in. Use the setplot command to list the plots that are resident in spice. If you have performed the two dc analysis functions above without quitting spice then the last two dc plots will be shown by the setplot command. Current dc4 dctest (DC transfer characteristic) dc3 dctest (DC transfer characteristic) dc2 dctest... 4

5 Plot the output for the two diode models of the previous section by plotting the output in the current plot and the previous analysis on the same graph. If the output vector is called vo then use plot vo dc3.out Note: If a node number, say 2, is used then it is referenced by dc3.v(2) 5.5 AC Analysis 45 minutes For ac analysis, spice uses an equivalent small-signal model for each device. The devices in the circuit are replaced in spice by smallsignal models, so the analysis is only valid for small signals. The following procedures demonstrate ac analysis in spice: Create a file containing the following netlist and load it into spice. Notice the ac magnitude of vin is specified by the keyword ac in the vin line. Also, the.model line for the transistor is continued onto following lines with a + as the first character. * Simple amplifier * input source with two outputs vin vi 0 dc 0 ac 1 rin1 vi in1 50ohm rin2 vi in2 50ohm * single amplifier xamp1 in1 out1 vcc amp * cascade amplifier xamp2 in2 out2 vcc amp xamp3 out2 out3 vcc amp * Power vcc vcc 0 dc 10 * amplifier subcircuit.subckt amp in out vcc cin in base 10uF rbu base vcc 22k rbl base 0 10k q1 out base emit BC547 rc out vcc 1k re emit 0 1k ce emit 0 100u.ends.model BC547 npn bf=300 is=10e-15 vaf=100 + br=1 nc=2 ikf=30m rb=120 re=0.3 tf=100p + cjc=50p cje=50p xtb=1.5.end This netlist uses a subcircuit, which it calls amp. This allows the amplifer to be repeated in the main circuit - in this case to implement a cascade amplifier. 5

6 Draw the circuit described by the subcircuit, and draw a separate diagram of the test circuit that uses the subcircuit. In the latter, simply draw a block to represent the amplifier. Use spice to determine the operating-point potentials at the transistor s terminals and label the diagram accordingly. Perform an ac analysis on the circuit using ac dec 10 1Hz 100Meg Plot the magnitude and phase of the outputs with the following plot statements plot db(out1) db(out3) xlog plot ph(out1)*180/pi ph(out3)*180/pi xlog How does the mid-band gain of the cascade compare to the midband gain of the single amplifier? What is the effect of setting the ac magnitude of vin to 100 volts instead of 1 volt? What is the effect on the gain of the circuit? Z parameters can be calculated with the following test bed: * inject signal at port1 for z11 and z21 vf port1f 0 dc 0 ac 1 xampf port1f port2f vcc amp * inject signal at port2 for z22 and z12 * with dc block at port2 and dc path for port1 vr 1 0 dc 0 ac 1 cr 1 port2r 1mF rr 0 port1r 10e12 xampr port1r port2r vcc amp ac dec Hz 100k let z11 = -port1f/vf#branch let z21 = -port2f/vf#branch let z12 = -port1r/vr#branch let z22 = -port2r/vr#branch plot real(z11) imag(z11) plot real(z12) imag(z12) plot real(z21) imag(z21) plot real(z22) imag(z22) Note that this requires the amplifier subcircuit and power supply. Load this circuit into spice and comment on the plots produced. Over what band of frequencies can the z parameters be assumed constant? 6

7 6 Introduction to SPICE This session demonstrates the operation and use of SPICE transient analysis. 6.1 Equipment 1 SPICE Access to WinSPICE and user guide 6.2 Timetable 2:00 pm 2:15 pm Set up 2:15 3:00 Transient Analysis 3:00 4:15 Amplifier Analysis 4:15 4:45 Transient Analysis 4:45 5:00 Wrap up 6.3 Transient Response 45 minutes A full transient analysis of the charging of a capacitor shows the time constant of the circuit. It can be simulated with the following netlist. * capacitor transient vin in 0 dc 0 pwl(0 0 1us 0 2us 5) rl in out 1k co out 0 1uF.end Once this is loaded into SPICE, it is possible to perform various transient simulations to see detail over different time spans and to compare the result with theory. The following commands will simulate the start of the transient and plot the result. The aim here is to check the timing of the step being applied. tran 10n 5u plot in out If the input was an instantaneous step at time=0 then the output should theoretically be 5 (1 exp( t/10 3 )) volts. Check this with plot out 5*(1-exp(-time/1ms)) Check and explain why 5 (1 exp( (t )/10 3 )) gives a better agreement. Repeat the transient analysis over a longer time interval up to 10 ms and repeat the previous plot. Does the simulation match theory? Initial conditions Try the following circuit and compare the result with that of a session from a previous week. * transient vin in 0 dc 0 sin (0 5 1kHz) rl in out 1k co out 0 1uF tran 1000n 5m plot out 1

8 Transient analysis performs an operating point analysis (op) to determine the values of the node voltages at time=0. It is possible to force the circuit to use other values, say to simulate the case where the capacitor is charged to 10 volts at time=0. To force an initial potential of 10 volts across capacitor co of the above netlist, append ic=10 to the co line. Also instruct the transient analysis to use this initial condition by adding the uic keyword: tran 10n 5m uic. Try an initial condition of 0.78 V Amplifier Recall the amplifier used in the previous week: * Simple amplifier * input source with two outputs vin vi 0 dc 0 ac 1 rin1 vi in1 50ohm rin2 vi in2 50ohm * single amplifier xamp1 in1 out1 vcc amp * cascade amplifier xamp2 in2 out2 vcc amp xamp3 out2 out3 vcc amp * Power vcc vcc 0 dc 10 * amplifier subcircuit.subckt amp in out vcc cin in base 10uF rbu base vcc 22k rbl base 0 10k q1 out base emit BC547 rc out vcc 1k re emit 0 1k ce emit 0 100u.ends.model BC547 npn bf=300 is=10e-15 vaf=100 + br=1 nc=2 ikf=30m rb=120 re=0.3 tf=100p + cjc=50p cje=50p xtb=1.5.end The ac analysis of this amplifier ignored non-linear effects. A 100 volt signal was treated as if it was a small-signal. With the transient analysis it is possible to see the true large-signal behaviour. It is first necessary to define the transient behaviour of the input source by modifying the voltage source. The following gives a sinusoid vin vi 0 dc 0 ac 1 sin(0 1m 1000) Simulate the circuit over a time interval of 20ms and plot the outputs: tran 1m 20m plot out1 out2 out3 2

9 Notice that the latter plot is not clean and requires more data points, so try tran 10u 20m At what input level does the cascaded amplifier begin to clip? The transient at the beginning can be passed over by setting the start time in the transient command: tran 10u 20m 10m Now check the transfer response of the circuit by plotting the output versus input: plot out1 vs in1 out2 vs in2 What causes the difference between the two amplifiers? 6.4 Amplifier Analysis 75 minutes Netlist Start by creating a netlist for the following microwave amplifier circuit: v i 100 pf 100 pf KF04 50 Ω 50 Ω 50 nh 50 nh V + 3 V A model for the FET is in the library file fet.lib, which can be included with the line.lib fet.lib Note that the FET is defined as a subcircuit, so it is added in the netlist as an x device, such as: Xfet drain gate source KF04 Once the netlist is ready, check its operating point and adjust the gate bias for a drain current of 70 ma. (A dc sweep may help.) What is the required gate bias? What is the amplifier s upper and lower 3dB frequency limits? Large-signal Gain To assess the large signal gain at 1 GHz, a transient analysis should be performed. Do this for a 1 GHz sinusoid input amplitude of 10 mv and 1 V, and note the differences. A common way to display the reduction in gain with input level is to plot the output level versus input. This is can be accomplished with a script, which will now be set up in stages. First, it is necessary to calculate the amplitude of the output, so that it can be printed or stored. The following functions can be defined within a section to help with this: DEFINE rms(x) sqrt(mean(xˆ2)) DEFINE dbm(x) db(rms(x))+10 3

10 The first calculates the rms value of a vector, which is produced by a transient analysis, and the second converts it to dbm in 50 Ω. For these to work, the transient analysis must produce a few complete cycles of output in a time interval that is after the initial natural response of the circuit. Identify such a region by running a transient analysis a few times an observe the response. Then set the parameters for the transient command to give an output of few cycles that occur after the initial natural response has died down. It is also necessary to ensure that the points in the rms calculation are equally spaced. The linearize command produces a such a plot by interpolating the output to regular time steps. Add the transient and linearize commands to the control section and have it print the difference between input and output in dbm. The following is the form required: DEFINE rms(x) sqrt(mean(xˆ2)) DEFINE dbm(x) db(rms(x))+10 TRAN 10p... LINEARIZE print dbm(out)-dbm(in) It is possible at this point to manually change the input level and re-simulate to find the level at which gain starts to drop. Another way is to use the alter command to change the level from the command prompt, which avoids having to edit the netlist Arbitrary Source The alter command changes the settings of various devices in the circuit, such as the value of a voltage source. To use the alter command to change the level of a sinusoid, it is necessary to implement the input with an arbitrary voltage source. This is a source that is defined by an equation involving other voltages and currents. The following can be used to replace the input source, so that amplitude is proportional to the value of voltage source va. va a 0 dc 0.1 vin s 0 0 ac 1 sin( meg) bin vin 0 v=v(s)*v(a)*2 Make this substitution and add the following line before the tran statement in the control section to set the input amplitude. alter va = 0.01 Now editing this line, rather than the circuit is sufficient to set the amplitude for each simulation. However, a script can be used to sweep the input level Scripts The following script sweeps the input level and prints the gain: DEFINE rms(x) sqrt(mean(xˆ2)) DEFINE dbm(x) db(rms(x))+10 LET n = 10 LET amplitude = 0.01 LET f = (1.5/amplitude)ˆ(1/(n-1)) LET k = 0 4

11 WHILE k < n ALTER va = amplitude TRAN 10p 5n 2n LINEARIZE print dbm(out)-dbm(in) dbm(in) LET k = k + 1 LET amplitude = amplitude*f END Examine this script and explain the function of each of the variables. Incorporate this script into the netlist and run it. At what level does the gain drop by 1 db? A more elaborate script can be used to produce data that can be plotted. DESTROY all DEFINE rms(x) sqrt(mean(xˆ2)) DEFINE dbm(x) db(rms(x))+10 * New plot to hold end results, note plot name and create vectors SETPLOT new SET dataplot = $curplot SET pts=20 LET in = vector({$pts}) LET out = vector({$pts}) * New plot to hold while counters SETPLOT new LET n = $pts LET k = 0 LET amplitude = 0.01 LET f = (2/amplitude)ˆ(1/(n-1)) WHILE k < n ALTER va = amplitude TRAN 10p 5n 2n LINEARIZE LET {$dataplot}.in[k] = dbm(in) LET {$dataplot}.out[k] = dbm(out) * Destroy transient and linearize plots DESTROY $curplot DESTROY $curplot LET k = k + 1 LET amplitude = amplitude*f END * Destroy while counters plot DESTROY $curplot PLOT out in Draw a flow chart that explains the operation of this script. Then run it to produce a gain versus input level plot 6.5 Distortion 30 minutes The fourier command can be used to determine the distortion generated by the amplifier. After performing the transient analysis on the 5

12 amplifier above, a plot of the output for high levels clearly shows that it is no longer sinusoidal. Check its distortion with fourier 1000Meg out compare this with the distortion of the input signal with fourier 1000Meg in Note that the natural response of the circuit has a significant influence. Compare tran 10p 1n fourier 1000Meg out with tran 10p 5n fourier 1000Meg out and explain the difference in terms of the shape of the output Input Level Repeat a fourier analysis of the output for a few input levels and confirm that the third harmonic level increase with the cube of the fundamental. 6

13 10 Intermodulation Analysis with SPICE This session demonstrates the principles of intermodulation and the analysis of transient responses to determine intermodulation Equipment 1 SPICE Access to WinSPICE and user guide 10.2 Timetable 2:00 pm 2:15 pm Set up 2:15 3:15 Spectrum Function 3:15 4:15 Intemodulatioin 4:15 4:45 Amplifier 4:45 5:00 Wrap up 10.3 Spectrum Function 60 minutes A nonlinear system is described by v o = a 1 v i + a 2 v i 2 + a 3 v i 3 can be analysed with SPICE, but there is some setting up required to produced the required simulation results and to analyse the data. To understand what SPICE produces and how to interpret the results, a simple set of test cases is suggested in the following subsections Spectrum Analysis What does the SPEC function do in SPICE? To find out, start with a known spectrum, which is easily produced by an arbitrary voltage source. The following netlist produces a cosine signal that is a function of time. The time value is produced by a piece-wise linear voltage source: * test of spec command vtime t 0 0 pwl bsource s 0 v=cos(2*pi*1e6*v(t)) DESTROY all TRAN 100n 2u 0 50n LINEARIZE SPEC 0 5meg 0.5meg s PRINT frequency s The SPEC function applies a hanning window to the signal over the full time period of the transient analysis. It then calculates a discrete fourier transform (DFT) at each frequency from the start, stop, and step frequencies specified by the first three arguments supplied to the function. The result is stored in a new plot with frequency as the default scale. The DFT requires evenly spaced time samples, so a LINEARIZE function is required before the SPEC command. Note that the step frequency must be greater than the reciprocal of the total time interval. Why? Also, the stop frequency must be 1

14 less than the reciprocal of the time step (first argument to the TRAN function). Why? Load this netlist and run it in spice. Type DISPLAY and describe the format of the data set. Also, type SETPLOT and describe the origin of the data plots present. Notice that the window produces artifacts either side of the tone. What is the magnitude and phase of each significant tone in the spectrum (ignore terms below ). The windowing artifacts can be moved by doubling the transient time interval. Change the 2u parameter to 4u and observe the change. Have the artifacts gone, or are the just hidden? Change the frequency step from 0.5meg to 0.25meg and comment on the result. Spectrums A more complex signal, such as in the following netlist, has spectral terms at each component frequency. Load this netlist and confirm that the spectrum is consistent with signal. * test of spec command vtime t 0 0 pwl bsource s 0 v=cos(2*pi*1e6*v(t))+0.2*cos(2*pi*2e6*v(t)) *sin(2*pi*3e6*v(t)) DESTROY all TRAN 100n 4u 0 50n LINEARIZE SPEC 0 5meg 1meg s PRINT frequency s For more accuracy, change the TRAN function minimum step size from 50n to 1n. This gives the LINEARIZE function a finer set of data to interpolate. What does it mean to have an imaginary term? Add a cosine term to the third harmonic and note the change to the spectrum *sin(2*pi*3e6*v(t))+0.05*cos(2*pi*3e6*v(t)) Decibels Produce a nice spectrum of the previous signal by extending the time interval to 16µs and use a SPEC frequency step of 125 khz. Change the print line to PLOT db(s) combplot What is the dynamic range of the spectrum analysis? How does this compare with the numerical precision of 15 digits that the computer uses? Add a range limit to the plot and compare the spectral terms with the voltage amplitude of each component. PLOT db(s) combplot ylimit It is useful to display the results in dbm relative to 1 mw in 50 Ω. Confirm that the following macro accomplishes this DEFINE dbm(x) db(rms(x))+13 plot dbm(s) pointplot ylimit

15 10.4 Intermodulation 60 minutes Distortion and intermodulation produce a variety of frequency components that can be easily calculated with SPICE. Simulate the thirdorder nonlinear system with the following netlist: vtime t 0 0 pwl bin in 0 v=0.02*cos(2*pi*1.9e6*v(t))+0.02*cos(2*pi*2.1e6*v(t)) bout s 0 v=10*v(in)+(v(in))ˆ2+0.1*(v(in))ˆ3 DEFINE dbm(x) db(rms(x))+13 DESTROY all TRAN 50n 40u 0 1n LINEARIZE SPEC 0 7meg 0.1meg s PLOT dbm(s) combplot ylimit Explain the choice of the TRAN and SPEC functions. Confirm that if for A =0.02, ω 1 =2π and ω 2 =2π : s = 10(A cos ω 1 t + A cos ω 2 t)+(a cos ω 1 t + A cos ω 2 t) (A cos ω 1 t + A cos ω 2 t) 3 = 10A cos ω 1 t +10Acos ω 2 t +A 2 cos 2 ω 1 t + A 2 cos 2 ω 2 t +2A 2 cos ω 1 t cos ω 2 t +0.1A 3 cos 3 ω 1 t +0.1A 3 cos 3 ω 2 t +0.3A 3 cos 2 ω 1 t cos ω 2 t +0.3A 3 cos ω 1 t cos 2 ω 2 t = A 2 +A 2 cos(ω 2 ω 2 )t +0.15A 3 cos(2ω 1 ω 2 )t +(10A A 3 )cosω 1 t +(10A A 3 )cosω 2 t +0.15A 3 cos(2ω 2 ω 1 )t +0.5A 2 cos 2ω 1 t +A 2 cos(ω 1 + ω 2 )t +0.5A 2 cos 2ω 2 t +0.15A 3 cos(2ω 1 + ω 2 )t A 3 cos 3ω 1 t A 3 cos 3ω 2 t +0.15A 3 cos(2ω 2 + ω 1 )t then all these components appear in the spectrum Intermodulation versus power Of particular interest in most circuits is third-order intermodulation because it produces components near the frequencies of interest, and second-order intermodulation because it usually has a high magnitude. A power sweep of intermodulation can be obtained using a script in SPICE. For this, the amplitude of the signal is controlled by a voltage source and the ALTER function is used to set its value. 3

16 * intermodulation test vtime t 0 0 pwl vamplitude a 0 1 bin in 0 v=v(a)*(cos(2*pi*1.9e6*v(t))+cos(2*pi*2.1e6*v(t))) bout s 0 v=10*v(in)+(v(in))ˆ2+0.1*(v(in))ˆ3 DEFINE dbm(x) db(x)+13 DESTROY all * New plot to hold end results, note plot name and create vectors SETPLOT new SET r = $curplot SET pts = 10 LET in = i*vector({$pts}) LET f2 = in LET f1 = in LET ip3u = in LET ip3l = in LET ip2u = in * New plot to hold while counters SETPLOT new LET n = $pts LET k = 0 * first value of amplitude and increment ratio LET amp = 0.05 LET ra = (20/amp)ˆ(1/(n-1)) WHILE k < n ALTER vamplitude = amp TRAN 50n 40u 0 10n LINEARIZE SPEC 0 4meg 0.1meg s in * kludge because x[k]=y works, but x[k]=y[j] does not!! LET idx=0*vector(length(frequency)) LET idx[17]=1; LET {$r}.ip3l[k]=sum(s*idx); LET idx[17]=0; LET idx[19]=1; LET {$r}.f1[k] = sum(s*idx); LET {$r}.in[k] = sum(in*idx); LET idx[19]=0; LET idx[21]=1; LET {$r}.f2[k] = sum(s*idx); LET idx[21]=0; LET idx[23]=1; LET {$r}.ip3u[k]=sum(s*idx); LET idx[23]=0; LET idx[40]=1; LET {$r}.ip2u[k]=sum(s*idx); LET idx[40]=0; * Destroy transient and linearize plots DESTROY $curplot DESTROY $curplot DESTROY $curplot LET k = k + 1 LET amp = amp*ra END * Destroy while counters plot DESTROY $curplot PLOT dbm(ip3l) dbm(f1) dbm(f2) dbm(ip3u) dbm(ip2u) vs dbm(in) How many plots are created during the course of the script, and what purpose do the each have? Explain the assignment of the variable ra. How many frequency points does each spectrum have and what frequencies are being selected by the indexing procedures? Run the script and determine, from the graph, the second and third order intercept levels. 4

17 10.5 Amplifier 60 minutes The previous spice script can be used as a template for analysing a simple microwave amplifier. The following netlist describes such an amplifier: rin in vin 50 cin vin gate 800p vgg gg 0-0.5V lgg gg gate 2u xfet drain gate 0 fet ldd dd drain 2u vdd dd 0 3V cout s drain 800p rout s 0 50.model KF1UM njf level=2 + BETA = 417.3u VTO = m P = DELTA = Q = LFGAM = 18.48m + VST = 57.92m XI = 319.8m Z = CGD = f CGS = f ACGAM = 128.9m + HFGAM = 98.29m TAUD = 100.0u TAUG = 100.0u.subckt fet ld pH cds fF jfet kf1um AREA = 600 rg ohm lg pH.ends Replace the bout device in the script example with this netlist and run it. What is the gain of the amplifier at the frequency of simulation? Draw the circuit of the amplifier and explain why the gain is low. Raise the frequency of the tones to 1.9 GHz and 2.1 GHz and repeat the simulation, with appropriate transient and spectrum analysis arguments. Transients: Check the simulation by manually performing a transient analysis at the command prompt: alter vamplitude=0.1 tran 50p 1000p plot s To ensure that a transient free time interval of correct length is obtained, it is necessary to set the stop and start times of the TRAN function to give the end portion of a long transient simulation. Another trick to try, is to change the cosine functions in the bsource device to sine functions. Do this and repeat the previous manual simulation. Would the following transient card be appropriate for this investigation of this amplifier? tran 50p 400p 300p 20p Simulations: The amplifier clearly overloads when there is more than 10 dbm input. Generate a better result by increasing the number of 5

18 amplitude points and reducing the maximum amplitude to only 1 V peak. What are the second and third-order intercept points? What is the gain of the amplifier? What is the 1dB compression of the amplifier? At what power level is there a null of the second-order distortion? Design Problem A common design goal is to minimise the third-order distortion. One way to do this is to vary the gate bias. Try a gate bias of 0.8 V and one of 0.0 V and observer the difference in intermodulation and gain. To understand these results, try the following investigation from the command line prompt (assuming the circuit is still loaded): Examine the dc characteristics of the transistor by dc vdd vgg plot -vdd#branch This should show that the output conductance is fairly constant. Examine the transconductance and its derivatives by dc vgg let id=-vdd#branch let gm=deriv(id) let gm2=deriv(gm) let gm3=deriv(gm2) plot id gm gm2 gm3 Given that s g m v i + g mv 2 i + g mv 3 i then why is the intermodulation level so high at low gate biases? At what gate bias points is there expected to be a minimum intermodulation? Is this confirmed this by simulation? If not, why not (ask the demonstrator)? 6

A Short SPICE Tutorial

A Short SPICE Tutorial A Short SPICE Tutorial Kenneth H. Carpenter Department of Electrical and Computer Engineering Kanas State University September 15, 2003 - November 10, 2004 1 Introduction SPICE is an acronym for Simulation

More information

NGSPICE- Usage and Examples

NGSPICE- Usage and Examples NGSPICE- Usage and Examples Debapratim Ghosh deba21pratim@gmail.com Electronic Systems Group Department of Electrical Engineering Indian Institute of Technology Bombay February 2013 Debapratim Ghosh Dept.

More information

ECE 310L : LAB 9. Fall 2012 (Hay)

ECE 310L : LAB 9. Fall 2012 (Hay) ECE 310L : LAB 9 PRELAB ASSIGNMENT: Read the lab assignment in its entirety. 1. For the circuit shown in Figure 3, compute a value for R1 that will result in a 1N5230B zener diode current of approximately

More information

WinSpice. The steps to performing a circuit simulation with WinSpice are:

WinSpice. The steps to performing a circuit simulation with WinSpice are: WinSpice Tutorial 1 A. Introduction WinSpice SPICE is short for Simulation Program with Integrated Circuit Emphasis. SPICE is a general-purpose circuit simulation program for nonlinear dc, nonlinear transient,

More information

Amplifier Frequency Response, Feedback, Oscillations; Op-Amp Block Diagram and Gain-Bandwidth Product

Amplifier Frequency Response, Feedback, Oscillations; Op-Amp Block Diagram and Gain-Bandwidth Product Amplifier Frequency Response, Feedback, Oscillations; Op-Amp Block Diagram and Gain-Bandwidth Product Physics116A,12/4/06 Draft Rev. 1, 12/12/06 D. Pellett 2 Negative Feedback and Voltage Amplifier AB

More information

Lab 6: MOSFET AMPLIFIER

Lab 6: MOSFET AMPLIFIER Lab 6: MOSFET AMPLIFIER NOTE: This is a "take home" lab. You are expected to do the lab on your own time (still working with your lab partner) and then submit your lab reports. Lab instructors will be

More information

ECE 304: Running a Net-list File in PSPICE. Objective... 2 Simple Example... 2 Example from Sedra and Smith... 3 Summary... 5

ECE 304: Running a Net-list File in PSPICE. Objective... 2 Simple Example... 2 Example from Sedra and Smith... 3 Summary... 5 ECE 34: Running a Net-list File in PSPICE Objective... 2 Simple Example... 2 Example from Sedra and Smith... 3 Summary... 5 john brews Page 1 1/23/22 ECE 34: Running a Net-list File in PSPICE Objective

More information

5.25Chapter V Problem Set

5.25Chapter V Problem Set 5.25Chapter V Problem Set P5.1 Analyze the circuits in Fig. P5.1 and determine the base, collector, and emitter currents of the BJTs as well as the voltages at the base, collector, and emitter terminals.

More information

ELEC 330 Electronic Circuits I Tutorial and Simulations for Micro-Cap IV by Adam Zielinski (posted at:

ELEC 330 Electronic Circuits I Tutorial and Simulations for Micro-Cap IV by Adam Zielinski (posted at: Tutorial 1.1 ELEC 330 Electronic Circuits I Tutorial and Simulations for Micro-Cap IV by Adam Zielinski (posted at: http://www.ece.uvic.ca/~adam/) This manual is written for the Micro-Cap IV Electronic

More information

Page 1 of 7. Power_AmpFal17 11/7/ :14

Page 1 of 7. Power_AmpFal17 11/7/ :14 ECE 3274 Power Amplifier Project (Push Pull) Richard Cooper 1. Objective This project will introduce two common power amplifier topologies, and also illustrate the difference between a Class-B and a Class-AB

More information

ECE 3274 Common-Emitter Amplifier Project

ECE 3274 Common-Emitter Amplifier Project ECE 3274 Common-Emitter Amplifier Project 1. Objective The objective of this lab is to design and build three variations of the common- emitter amplifier. 2. Components Qty Device 1 2N2222 BJT Transistor

More information

Homework Assignment 06

Homework Assignment 06 Homework Assignment 06 Question 1 (Short Takes) One point each unless otherwise indicated. 1. Consider the current mirror below, and neglect base currents. What is? Answer: 2. In the current mirrors below,

More information

Linear electronic. Lecture No. 1

Linear electronic. Lecture No. 1 1 Lecture No. 1 2 3 4 5 Lecture No. 2 6 7 8 9 10 11 Lecture No. 3 12 13 14 Lecture No. 4 Example: find Frequency response analysis for the circuit shown in figure below. Where R S =4kR B1 =8kR B2 =4k R

More information

ECE 3274 Common-Emitter Amplifier Project

ECE 3274 Common-Emitter Amplifier Project ECE 3274 Common-Emitter Amplifier Project 1. Objective The objective of this lab is to design and build the common-emitter amplifier with partial bypass of the emitter resistor to control the AC voltage

More information

Laboratory Experiment 8 EE348L. Spring 2005

Laboratory Experiment 8 EE348L. Spring 2005 Laboratory Experiment 8 EE348L Spring 2005 B. Madhavan Spring 2005 B. Madhavan Page 1 of 1 EE348L, Spring 2005 B. Madhavan - 2 of 2- EE348L, Spring 2005 Table of Contents 8 Experiment #8: Introduction

More information

Unit WorkBook 4 Level 4 ENG U19 Electrical and Electronic Principles LO4 Digital & Analogue Electronics 2018 Unicourse Ltd. All Rights Reserved.

Unit WorkBook 4 Level 4 ENG U19 Electrical and Electronic Principles LO4 Digital & Analogue Electronics 2018 Unicourse Ltd. All Rights Reserved. Pearson BTEC Levels 4 Higher Nationals in Engineering (RQF) Unit 19: Electrical and Electronic Principles Unit Workbook 4 in a series of 4 for this unit Learning Outcome 4 Digital & Analogue Electronics

More information

Electronics Lab. (EE21338)

Electronics Lab. (EE21338) Princess Sumaya University for Technology The King Abdullah II School for Engineering Electrical Engineering Department Electronics Lab. (EE21338) Prepared By: Eng. Eyad Al-Kouz October, 2012 Table of

More information

ECE 2C Final Exam. June 8, 2010

ECE 2C Final Exam. June 8, 2010 ECE 2C Final Exam June 8, 2010 Do not open exam until instructed to. Closed book: Crib sheet and 2 pages personal notes permitted There are 4 problems on this exam, and you have 3 hours. Use any and all

More information

Design and Simulation of RF CMOS Oscillators in Advanced Design System (ADS)

Design and Simulation of RF CMOS Oscillators in Advanced Design System (ADS) Design and Simulation of RF CMOS Oscillators in Advanced Design System (ADS) By Amir Ebrahimi School of Electrical and Electronic Engineering The University of Adelaide June 2014 1 Contents 1- Introduction...

More information

ECE 3274 Common-Collector (Emitter-Follower) Amplifier Project

ECE 3274 Common-Collector (Emitter-Follower) Amplifier Project ECE 3274 Common-Collector (Emitter-Follower) Amplifier Project 1. Objective This project will show the biasing, gain, frequency response, and impedance properties of a common collector amplifier. 2. Components

More information

Electronic Circuits Laboratory EE462G Lab #8. BJT Common Emitter Amplifier

Electronic Circuits Laboratory EE462G Lab #8. BJT Common Emitter Amplifier lectronic ircuits Laboratory 46G Lab #8 JT ommon mitter Amplifier npn ipolar Junction Transistor JT in a common-emitter configuration ase ollector V _ n p n V _ mitter For most applications the JT is operated

More information

Fourier Signal Analysis

Fourier Signal Analysis Part 1B Experimental Engineering Integrated Coursework Location: Baker Building South Wing Mechanics Lab Experiment A4 Signal Processing Fourier Signal Analysis Please bring the lab sheet from 1A experiment

More information

ECE 2201 PRELAB 6 BJT COMMON EMITTER (CE) AMPLIFIER

ECE 2201 PRELAB 6 BJT COMMON EMITTER (CE) AMPLIFIER ECE 2201 PRELAB 6 BJT COMMON EMITTER (CE) AMPLIFIER Hand Analysis P1. Determine the DC bias for the BJT Common Emitter Amplifier circuit of Figure 61 (in this lab) including the voltages V B, V C and V

More information

Electronics EECE2412 Spring 2016 Exam #1

Electronics EECE2412 Spring 2016 Exam #1 Electronics EECE2412 Spring 2016 Exam #1 Prof. Charles A. DiMarzio Department of Electrical and Computer Engineering Northeastern University 18 February 2016 File:12140/exams/exam1 Name: : Row # : Seat

More information

University of Michigan EECS 311: Electronic Circuits Fall 2008 LAB 4 SINGLE STAGE AMPLIFIER

University of Michigan EECS 311: Electronic Circuits Fall 2008 LAB 4 SINGLE STAGE AMPLIFIER University of Michigan EECS 311: Electronic Circuits Fall 2008 LAB 4 SINGLE STAGE AMPLIFIER Issued 10/27/2008 Report due in Lecture 11/10/2008 Introduction In this lab you will characterize a 2N3904 NPN

More information

EXPERIMENT 1: LOW AND HIGH FREQUENCY REGION ANALYSIS OF BJT AMPLIFIERS

EXPERIMENT 1: LOW AND HIGH FREQUENCY REGION ANALYSIS OF BJT AMPLIFIERS EXPERIMENT 1: LOW AND HIGH FREQUENCY REGION ANALYSIS OF BJT AMPLIFIERS Objective: In single layer common emitter amplifiers, observation of frequency dependence. Materials Transistor: 1x BC237 transistor

More information

How to Utilize a Windowing Technique for Accurate DFT

How to Utilize a Windowing Technique for Accurate DFT How to Utilize a Windowing Technique for Accurate DFT Product Version IC 6.1.5 and MMSIM 12.1 December 6, 2013 By Michael Womac Copyright Statement 2013 Cadence Design Systems, Inc. All rights reserved

More information

GATE SOLVED PAPER - IN

GATE SOLVED PAPER - IN YEAR 202 ONE MARK Q. The i-v characteristics of the diode in the circuit given below are : v -. A v 0.7 V i 500 07 $ = * 0 A, v < 0.7 V The current in the circuit is (A) 0 ma (C) 6.67 ma (B) 9.3 ma (D)

More information

LTSpice Basic Tutorial

LTSpice Basic Tutorial Index: I. Opening LTSpice II. Drawing the circuit A. Making Sure You Have a GND B. Getting the Parts C. Placing the Parts D. Connecting the Circuit E. Changing the Name of the Part F. Changing the Value

More information

Homework Assignment 07

Homework Assignment 07 Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

More information

Texas A&M University Electrical Engineering Department ECEN 665. Laboratory #3: Analysis and Simulation of a CMOS LNA

Texas A&M University Electrical Engineering Department ECEN 665. Laboratory #3: Analysis and Simulation of a CMOS LNA Texas A&M University Electrical Engineering Department ECEN 665 Laboratory #3: Analysis and Simulation of a CMOS LNA Objectives: To learn the use of s-parameter and periodic steady state (pss) simulation

More information

EE351 Laboratory Exercise 4 Field Effect Transistors

EE351 Laboratory Exercise 4 Field Effect Transistors Oct. 28, 2007, rev. July 26, 2009 Introduction The purpose of this laboratory exercise is for students to gain experience making measurements on Junction (JFET) to confirm mathematical models and to gain

More information

ET 304A Laboratory Tutorial-Circuitmaker For Transient and Frequency Analysis

ET 304A Laboratory Tutorial-Circuitmaker For Transient and Frequency Analysis ET 304A Laboratory Tutorial-Circuitmaker For Transient and Frequency Analysis All circuit simulation packages that use the Pspice engine allow users to do complex analysis that were once impossible to

More information

Integrators, differentiators, and simple filters

Integrators, differentiators, and simple filters BEE 233 Laboratory-4 Integrators, differentiators, and simple filters 1. Objectives Analyze and measure characteristics of circuits built with opamps. Design and test circuits with opamps. Plot gain vs.

More information

Electronic Circuits Laboratory EE462G Lab #6. Small Signal Models: The MOSFET Common Source Amplifier

Electronic Circuits Laboratory EE462G Lab #6. Small Signal Models: The MOSFET Common Source Amplifier Electronic Circuits Laboratory EE462G Lab #6 Small Signal Models: The MOSFET Common Source Amplifier AC and DC Analysis Amplifier circuits have DC and AC components that can be analyzed separately. The

More information

AC CURRENTS, VOLTAGES, FILTERS, and RESONANCE

AC CURRENTS, VOLTAGES, FILTERS, and RESONANCE July 22, 2008 AC Currents, Voltages, Filters, Resonance 1 Name Date Partners AC CURRENTS, VOLTAGES, FILTERS, and RESONANCE V(volts) t(s) OBJECTIVES To understand the meanings of amplitude, frequency, phase,

More information

Phy 335, Unit 4 Transistors and transistor circuits (part one)

Phy 335, Unit 4 Transistors and transistor circuits (part one) Mini-lecture topics (multiple lectures): Phy 335, Unit 4 Transistors and transistor circuits (part one) p-n junctions re-visited How does a bipolar transistor works; analogy with a valve Basic circuit

More information

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers

EE 330 Laboratory 8 Discrete Semiconductor Amplifiers EE 330 Laboratory 8 Discrete Semiconductor Amplifiers Fall 2017 Contents Objective:... 2 Discussion:... 2 Components Needed:... 2 Part 1 Voltage Controlled Amplifier... 2 Part 2 Common Source Amplifier...

More information

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE 20 - LAB

The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE 20 - LAB The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering ECE 20 - LAB Experiment # 11 MOSFET Amplifiers testing and designing Equipment:

More information

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point. Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring

More information

EE 2274 RC and Op Amp Circuit Completed Prior to Coming to Lab. Prelab Part I: RC Circuit

EE 2274 RC and Op Amp Circuit Completed Prior to Coming to Lab. Prelab Part I: RC Circuit EE 2274 RC and Op Amp Circuit Completed Prior to Coming to Lab Prelab Part I: RC Circuit 1. Design a high pass filter (Fig. 1) which has a break point f b = 1 khz at 3dB below the midband level (the -3dB

More information

Xcircuit and Spice. February 26, 2007

Xcircuit and Spice. February 26, 2007 Xcircuit and Spice February 26, 2007 This week we are going to start with a new tool, namely Spice. Spice is a circuit simulator. The variant of spice we will use here is called Spice-Opus, and is a combined

More information

The MOSFET can be easily damaged by static electricity, so careful handling is important.

The MOSFET can be easily damaged by static electricity, so careful handling is important. ECE 3274 MOSFET CS Amplifier Project Richard Cooper 1. Objective This project will show the biasing, gain, frequency response, and impedance properties of the MOSFET common source (CS) amplifiers. 2. Components

More information

AMPLIFIERS MACRO-MODELING

AMPLIFIERS MACRO-MODELING AMPLIFIERS MACRO-MODELING Version 1 - May 1995 TABLE Introduction Circuit principle Unity gain Gain for small amplitude signals Models and simulations Ideal model with a voltage source Amplifier model

More information

EE 230 Lab Lab 9. Prior to Lab

EE 230 Lab Lab 9. Prior to Lab MOS transistor characteristics This week we look at some MOS transistor characteristics and circuits. Most of the measurements will be done with our usual lab equipment, but we will also use the parameter

More information

Improving Amplifier Voltage Gain

Improving Amplifier Voltage Gain 15.1 Multistage ac-coupled Amplifiers 1077 TABLE 15.3 Three-Stage Amplifier Summary HAND ANALYSIS SPICE RESULTS Voltage gain 998 1010 Input signal range 92.7 V Input resistance 1 M 1M Output resistance

More information

FREQUENCY RESPONSE OF COMMON COLLECTOR AMPLIFIER

FREQUENCY RESPONSE OF COMMON COLLECTOR AMPLIFIER Exp. No #6 FREQUENCY RESPONSE OF COMMON COLLECTOR AMPLIFIER OBJECTIVE The purpose of the experiment is to analyze and plot the frequency response of a common collector amplifier. EQUIPMENT AND COMPONENTS

More information

Subject Code: Model Answer Page No: / N

Subject Code: Model Answer Page No: / N Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

More information

The Common Source JFET Amplifier

The Common Source JFET Amplifier The Common Source JFET Amplifier Small signal amplifiers can also be made using Field Effect Transistors or FET's for short. These devices have the advantage over bipolar transistors of having an extremely

More information

Simulation Using WinSPICE

Simulation Using WinSPICE Simulation Using WinSPICE David W. Graham Lane Department of Computer Science and Electrical Engineering West Virginia University David W. Graham 2007 Why Simulation? Theoretical calculations only go so

More information

6.976 High Speed Communication Circuits and Systems Lecture 8 Noise Figure, Impact of Amplifier Nonlinearities

6.976 High Speed Communication Circuits and Systems Lecture 8 Noise Figure, Impact of Amplifier Nonlinearities 6.976 High Speed Communication Circuits and Systems Lecture 8 Noise Figure, Impact of Amplifier Nonlinearities Michael Perrott Massachusetts Institute of Technology Copyright 2003 by Michael H. Perrott

More information

15EEE282 Electronic Circuits and Simulation Lab - I Lab # 6

15EEE282 Electronic Circuits and Simulation Lab - I Lab # 6 Exp. No #6 FREQUENCY RESPONSE OF COMMON EMITTER AMPLIFIER OBJECTIVE The purpose of the experiment is to design a common emitter amplifier. To analyze and plot the frequency response of the amplifier with

More information

d. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons.

d. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons. EECS105 Final 5/12/10 Name SID 1 /20 2 /30 3 /20 4 /20 5 /30 6 /40 7 /20 8 /20 Total 1. Give a short answer to each question a. Your friend from Stanford says that he has designed a three-stage high gain

More information

TSEK03 LAB 1: LNA simulation using Cadence SpectreRF

TSEK03 LAB 1: LNA simulation using Cadence SpectreRF TSEK03 Integrated Radio Frequency Circuits 2018/Ted Johansson 1/26 TSEK03 LAB 1: LNA simulation using Cadence SpectreRF Ver. 2018-09-18 for Cadence 6 & MMSIM 14 Receiver Front-end LO RF Filter 50W LNA

More information

dc Bias Point Calculations

dc Bias Point Calculations dc Bias Point Calculations Find all of the node voltages assuming infinite current gains 9V 9V 10kΩ 9V 100kΩ 1kΩ β = 270kΩ 10kΩ β = 1kΩ 1 dc Bias Point Calculations Find all of the node voltages assuming

More information

ITT Technical Institute. ET215 Devices 1. Chapter

ITT Technical Institute. ET215 Devices 1. Chapter ITT Technical Institute ET215 Devices 1 Chapter 4.6 4.7 Chapter 4 Section 4.6 FET Linear Amplifiers Transconductance of FETs The output drain current is controlled by the input signal voltage. As we earlier

More information

Class #16: Experiment Matlab and Data Analysis

Class #16: Experiment Matlab and Data Analysis Class #16: Experiment Matlab and Data Analysis Purpose: The objective of this experiment is to add to our Matlab skill set so that data can be easily plotted and analyzed with simple tools. Background:

More information

ECE 4670 Spring 2014 Lab 1 Linear System Characteristics

ECE 4670 Spring 2014 Lab 1 Linear System Characteristics ECE 4670 Spring 2014 Lab 1 Linear System Characteristics 1 Linear System Characteristics The first part of this experiment will serve as an introduction to the use of the spectrum analyzer in making absolute

More information

Revised: January 26,

Revised: January 26, ECE 3274 Active Load Common Emitter Amplifier Project 1. Objective This project will show how the use of an active load in a common emitter amplifier can affect the gain open loop gain. 2. Components Qty

More information

THIRD SEMESTER ELECTRONICS - II BASIC ELECTRICAL & ELECTRONICS LAB DEPARTMENT OF ELECTRICAL ENGINEERING

THIRD SEMESTER ELECTRONICS - II BASIC ELECTRICAL & ELECTRONICS LAB DEPARTMENT OF ELECTRICAL ENGINEERING THIRD SEMESTER ELECTRONICS - II BASIC ELECTRICAL & ELECTRONICS LAB DEPARTMENT OF ELECTRICAL ENGINEERING Prepared By: Checked By: Approved By: Engr. Saqib Riaz Engr. M.Nasim Khan Dr.Noman Jafri Lecturer

More information

ECE 2006 University of Minnesota Duluth Lab 11. AC Circuits

ECE 2006 University of Minnesota Duluth Lab 11. AC Circuits 1. Objective AC Circuits In this lab, the student will study sinusoidal voltages and currents in order to understand frequency, period, effective value, instantaneous power and average power. Also, the

More information

A GSM Band Low-Power LNA 1. LNA Schematic

A GSM Band Low-Power LNA 1. LNA Schematic A GSM Band Low-Power LNA 1. LNA Schematic Fig1.1 Schematic of the Designed LNA 2. Design Summary Specification Required Simulation Results Peak S21 (Gain) > 10dB >11 db 3dB Bandwidth > 200MHz (

More information

EXPT NO: 1.A. COMMON EMITTER AMPLIFIER (Software) PRELAB:

EXPT NO: 1.A. COMMON EMITTER AMPLIFIER (Software) PRELAB: EXPT NO: 1.A COMMON EMITTER AMPLIFIER (Software) PRELAB: 1. Study the operation and working principle of CE amplifier. 2. Identify all the formulae you will need in this Lab. 3. Study the procedure of

More information

University of Minnesota. Department of Electrical and Computer Engineering. EE 3105 Laboratory Manual. A Second Laboratory Course in Electronics

University of Minnesota. Department of Electrical and Computer Engineering. EE 3105 Laboratory Manual. A Second Laboratory Course in Electronics University of Minnesota Department of Electrical and Computer Engineering EE 3105 Laboratory Manual A Second Laboratory Course in Electronics Introduction You will find that this laboratory continues in

More information

Homework Assignment 02

Homework Assignment 02 Question 1 (2 points each unless noted otherwise) 1. Is the following circuit an STC circuit? Homework Assignment 02 (a) Yes (b) No (c) Need additional information Answer: There is one reactive element

More information

LAB-2 (Tutorial) Simulation of LNA (Cadence SpectreRF)

LAB-2 (Tutorial) Simulation of LNA (Cadence SpectreRF) Spring 2006: RF CMOS Transceiver Design (TSEK-26) 1/18 Date: Student Name: Lab Supervisor: Personal Number: - Signature: Notes: LAB-2 (Tutorial) Simulation of LNA (Cadence SpectreRF) Prepared By Rashad.M.Ramzan

More information

1.3 An Introduction to WinSPICE

1.3 An Introduction to WinSPICE Chapter 1 Introduction to CMOS Design 23 After the GDS file is generated, we can use the Gds2Tlc program to convert the GDS file back into TLC files. In the setups we must specify a directory where the

More information

UNIT II MIDBAND ANALYSIS OF SMALL SIGNAL AMPLIFIERS

UNIT II MIDBAND ANALYSIS OF SMALL SIGNAL AMPLIFIERS UNIT II MIDBAND ANALYSIS OF SMALL SIGNAL AMPLIFIERS CE, CB and CC amplifiers. Method of drawing small-signal equivalent circuit. Midband analysis of various types of single stage amplifiers to obtain gain,

More information

Experiment 4 Op-Amp Resonant Bandpass Filter

Experiment 4 Op-Amp Resonant Bandpass Filter Experiment 4 Op-Amp Resonant Bandpass Filter Physics 116A, D. Pellett v. 1.01, Oct. 20, 2002 1 Introduction In this experiment you will become familiar with a bandpass filter made with an op-amp (active

More information

Efficiently simulating a direct-conversion I-Q modulator

Efficiently simulating a direct-conversion I-Q modulator Efficiently simulating a direct-conversion I-Q modulator Andy Howard Applications Engineer Agilent Eesof EDA Overview An I-Q or vector modulator is a commonly used integrated circuit in communication systems.

More information

3-Stage Transimpedance Amplifier

3-Stage Transimpedance Amplifier 3-Stage Transimpedance Amplifier ECE 3400 - Dr. Maysam Ghovanloo Garren Boggs TEAM 11 Vasundhara Rawat December 11, 2015 Project Specifications and Design Approach Goal: Design a 3-stage transimpedance

More information

MOSFET Biasing Supplement for Laboratory Experiment 5 EE348L. Spring 2005

MOSFET Biasing Supplement for Laboratory Experiment 5 EE348L. Spring 2005 MOSFET Biasing Supplement for Laboratory Experiment 5 EE348L Spring 2005 B. Madhavan Spring 2005 B. Madhavan Page 1 of 10 EE348L, Spring 2005 5 Laboratory Assignment 5 biasing supplement 5.1 Biasing a

More information

Physics 623 Transistor Characteristics and Single Transistor Amplifier Sept. 12, 2017

Physics 623 Transistor Characteristics and Single Transistor Amplifier Sept. 12, 2017 Physics 623 Transistor Characteristics and Single Transistor Amplifier Sept. 12, 2017 1 Purpose To measure and understand the common emitter transistor characteristic curves. To use the base current gain

More information

ECE 3274 MOSFET CD Amplifier Project

ECE 3274 MOSFET CD Amplifier Project ECE 3274 MOSFET CD Amplifier Project 1. Objective This project will show the biasing, gain, frequency response, and impedance properties of the MOSFET common drain (CD) amplifier. 2. Components Qty Device

More information

Circuit Simulation with SPICE OPUS

Circuit Simulation with SPICE OPUS Circuit Simulation with SPICE OPUS Theory and Practice Tadej Tuma Arpäd Bürmen Birkhäuser Boston Basel Berlin Contents Abbreviations About SPICE OPUS and This Book xiii xv 1 Introduction to Circuit Simulation

More information

ECEN 325 Lab 11: MOSFET Amplifier Configurations

ECEN 325 Lab 11: MOSFET Amplifier Configurations ECEN 325 Lab : MOFET Amplifier Configurations Objective The purpose of this lab is to examine the properties of the MO amplifier configurations. C operating point, voltage gain, and input and output impedances

More information

MICROELECTRONIC CIRCUIT DESIGN Third Edition

MICROELECTRONIC CIRCUIT DESIGN Third Edition MICROELECTRONIC CIRCUIT DESIGN Third Edition Richard C. Jaeger and Travis N. Blalock Answers to Selected Problems Updated 1/25/08 Chapter 1 1.3 1.52 years, 5.06 years 1.5 1.95 years, 6.46 years 1.8 113

More information

Practical 2P12 Semiconductor Devices

Practical 2P12 Semiconductor Devices Practical 2P12 Semiconductor Devices What you should learn from this practical Science This practical illustrates some points from the lecture courses on Semiconductor Materials and Semiconductor Devices

More information

Figure 1: JFET common-source amplifier. A v = V ds V gs

Figure 1: JFET common-source amplifier. A v = V ds V gs Chapter 7: FET Amplifiers Switching and Circuits The Common-Source Amplifier In a common-source (CS) amplifier, the input signal is applied to the gate and the output signal is taken from the drain. The

More information

FREQUENCY RESPONSE OF COMMON COLLECTOR AMPLIFIER

FREQUENCY RESPONSE OF COMMON COLLECTOR AMPLIFIER Exp. No #5 FREQUENCY RESPONSE OF COMMON COLLECTOR AMPLIFIER Date: OBJECTIVE The purpose of the experiment is to analyze and plot the frequency response of a common collector amplifier. EQUIPMENT AND COMPONENTS

More information

Engineering 3821 Fall Pspice TUTORIAL 1. Prepared by: J. Tobin (Class of 2005) B. Jeyasurya E. Gill

Engineering 3821 Fall Pspice TUTORIAL 1. Prepared by: J. Tobin (Class of 2005) B. Jeyasurya E. Gill Engineering 3821 Fall 2003 Pspice TUTORIAL 1 Prepared by: J. Tobin (Class of 2005) B. Jeyasurya E. Gill 2 INTRODUCTION The PSpice program is a member of the SPICE (Simulation Program with Integrated Circuit

More information

Electronic Circuits Laboratory EE462G Lab #3. Diodes, Transfer Characteristics, and Clipping Circuits

Electronic Circuits Laboratory EE462G Lab #3. Diodes, Transfer Characteristics, and Clipping Circuits Electronic Circuits Laboratory EE46G Lab #3 Diodes, Transfer Characteristics, and Clipping Circuits Instrumentation This lab requires: Function Generator and Oscilloscope (as in Lab ) Tektronix s PS 80

More information

In a cascade configuration, the overall voltage and current gains are given by:

In a cascade configuration, the overall voltage and current gains are given by: ECE 3274 Two-Stage Amplifier Project 1. Objective The objective of this lab is to design and build a direct coupled two-stage amplifier, including a common-source gain stage and a common-collector buffer

More information

Emitter base bias. Collector base bias Active Forward Reverse Saturation forward Forward Cut off Reverse Reverse Inverse Reverse Forward

Emitter base bias. Collector base bias Active Forward Reverse Saturation forward Forward Cut off Reverse Reverse Inverse Reverse Forward SEMICONDUCTOR PHYSICS-2 [Transistor, constructional characteristics, biasing of transistors, transistor configuration, transistor as an amplifier, transistor as a switch, transistor as an oscillator] Transistor

More information

ANALOG ELECTRONIC CIRCUITS LABORATORY MANUAL (CODE: EEE - 228)

ANALOG ELECTRONIC CIRCUITS LABORATORY MANUAL (CODE: EEE - 228) ANALOG ELECTRONIC CIRCUITS LABORATORY MANUAL (CODE: EEE - 228) DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING ANIL NEERUKONDA INSTITUTE OF TECHNOLOGY & SCIENCES (Affiliated to AU, Approved by AICTE

More information

2. SINGLE STAGE BIPOLAR JUNCTION TRANSISTOR (BJT) AMPLIFIERS

2. SINGLE STAGE BIPOLAR JUNCTION TRANSISTOR (BJT) AMPLIFIERS 2. SINGLE STAGE BIPOLAR JUNCTION TRANSISTOR (BJT) AMPLIFIERS I. Objectives and Contents The goal of this experiment is to become familiar with BJT as an amplifier and to evaluate the basic configurations

More information

EC 6411 CIRCUITS AND SIMULATION INTEGRATED LABORATORY LABORATORY MANUAL INDEX EXPT.NO NAME OF THE EXPERIMENT PAGE NO 1 HALF WAVE AND FULL WAVE RECTIFIER 3 2 FIXED BIAS AMPLIFIER CIRCUIT USING BJT 3 BJT

More information

7. DESIGN PROJECT FALL 2005

7. DESIGN PROJECT FALL 2005 7. DESIGN PROJECT FALL 2005 7.1 Objective The objective of this experiment is to redesign, simulate, and test a low noise amplifier. The equivalent input noise of the amplifier is to be minimized. 7.2

More information

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration)

ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) Revised 2/16/2007 ENEE 307 Laboratory#2 (n-mosfet, p-mosfet, and a single n-mosfet amplifier in the common source configuration) *NOTE: The text mentioned below refers to the Sedra/Smith, 5th edition.

More information

Alternate Class AB Amplifier Design

Alternate Class AB Amplifier Design L - Alternate Class AB Amplifier Design.., This Class AB amplifier (Figure 1) has an integral common emitter bipolar amplifier (see Q4). The CE amplifier replaces the bipolar main amplifier in the previous

More information

L - Alternate Class AB Amplifier Design.., This Class AB amplifier (Figure 1) has an integral common emitter bipolar amplifier (see Q4). The CE amplifier replaces the bipolar main amplifier in the previous

More information

6.002 Circuits and Electronics Final Exam Practice Set 1

6.002 Circuits and Electronics Final Exam Practice Set 1 MASSACHUSETTS INSTITUTE OF TECHNOLOGY DEPARTMENT OF ELECTRICAL ENGINEERING AND COMPUTER SCIENCE 6.002 Circuits and Electronics Set 1 Problem 1 Figure 1 shows a simplified small-signal model of a certain

More information

Homework Assignment 01

Homework Assignment 01 Homework Assignment 01 In this homework set students review some basic circuit analysis techniques, as well as review how to analyze ideal op-amp circuits. Numerical answers must be supplied using engineering

More information

EE320L Electronics I. Laboratory. Laboratory Exercise #2. Basic Op-Amp Circuits. Angsuman Roy. Department of Electrical and Computer Engineering

EE320L Electronics I. Laboratory. Laboratory Exercise #2. Basic Op-Amp Circuits. Angsuman Roy. Department of Electrical and Computer Engineering EE320L Electronics I Laboratory Laboratory Exercise #2 Basic Op-Amp Circuits By Angsuman Roy Department of Electrical and Computer Engineering University of Nevada, Las Vegas Objective: The purpose of

More information

1. LINEAR WAVE SHAPING

1. LINEAR WAVE SHAPING Aim: 1. LINEAR WAVE SHAPING i) To design a low pass RC circuit for the given cutoff frequency and obtain its frequency response. ii) To observe the response of the designed low pass RC circuit for the

More information

Final Project Stereo Audio Amplifier Final Report

Final Project Stereo Audio Amplifier Final Report The George Washington University School of Engineering and Applied Science Department of Electrical and Computer Engineering Final Project Stereo Audio Amplifier Final Report Daniel S. Boucher ECE 20-32,

More information

The default account setup for the class should allow you to run HSPICE without any further configuration. To verify this, type:

The default account setup for the class should allow you to run HSPICE without any further configuration. To verify this, type: UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering and Computer Sciences HW #1: Circuit Simulation NTU IC541CA (Spring 2004) 1 Objective The objective of this homework

More information

2.0 AC CIRCUITS 2.1 AC VOLTAGE AND CURRENT CALCULATIONS. ECE 4501 Power Systems Laboratory Manual Rev OBJECTIVE

2.0 AC CIRCUITS 2.1 AC VOLTAGE AND CURRENT CALCULATIONS. ECE 4501 Power Systems Laboratory Manual Rev OBJECTIVE 2.0 AC CIRCUITS 2.1 AC VOLTAGE AND CURRENT CALCULATIONS 2.1.1 OBJECTIVE To study sinusoidal voltages and currents in order to understand frequency, period, effective value, instantaneous power and average

More information

Lab 2: Discrete BJT Op-Amps (Part I)

Lab 2: Discrete BJT Op-Amps (Part I) Lab 2: Discrete BJT Op-Amps (Part I) This is a three-week laboratory. You are required to write only one lab report for all parts of this experiment. 1.0. INTRODUCTION In this lab, we will introduce and

More information

Assist Lecturer: Marwa Maki. Active Filters

Assist Lecturer: Marwa Maki. Active Filters Active Filters In past lecture we noticed that the main disadvantage of Passive Filters is that the amplitude of the output signals is less than that of the input signals, i.e., the gain is never greater

More information