# Subject Code: Model Answer Page No: / N

Save this PDF as:

Size: px
Start display at page:

## Transcription

1 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate. 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills. 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn. 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate s answers and model answer. 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate s understanding. 7) For programming language papers, credit may be given to any other program based on equivalent concept. Q1.a) Attempt any SIX of the following: (Marks 12) i) Name different operating region of BJT ( any two 1M each) Ans:- The different operating regions are namely: Active Region Saturation Region Cut Off Region ii) Define the term stability factor Ans:- (Definition 2M, Formula is Optional) Stability Factor-: It is defined as the rate of change of collector current with respect to reverse saturation current by keeping the common emitter current gain (β) and base current (I B ) as constant. S = di C /di Co iii) List advantages of transformer coupled amplifier (any two) Ans:- advantage) 1. It provides an excellent impedance matching between the two stages. 2. It provides a higher voltage gain than that of RC coupled amplifier. (1M for each 1

2 iv) Define enhancement mode and depletion mode w.r.t. MOSFET. Ans:- (Enhancement mode 1M, Depletion mode 1M) Enhancement mode: The MOSFET operates in this mode with the gate to source voltage is positive in N channel (for P channel V GS is negative) For N-channel with increase in positive gate voltage, drain current starts enhancing. Depletion mode: The MOSFET operates in this mode with the gate to source voltage is negative in N channel (for P-channel V GS is positive). For N-channel with increase in negative gate voltage channel starts depleting. v) Draw basic tuned circuit Ans:- vi) List application of class A amplifier (any two) Ans: - (Each application 1M) 1. It is used where distortionless output is required e.g. audio power amplifier. 2. It is used as voltage amplifier for audio, radio and video frequencies. vii) Draw symbol of n-channel and p-channel JFET. Ans: - (Each symbol 1M) 2

3 viii) Draw output characteristics of UJT. Ans:- Q1.b) Attempt any TWO of the following: (8M) i) Draw the ckt diagram for common base configuration and draw its output characteristics Ans:- Circuit Diagram for Common base configuration (2M Circuit diagram,2m Output Characteristics) (Circuit diagram of PNP can be considered) Common base configuration output characteristics 3

4 ii) Explain need of biasing. List any two methods of biasing. Ans: - (2M Need of biasing, 1M each method of biasing) For deciding the location of Q point (operating point)as per the application biasing is used. E.g.: For faithful amplification Q is selected at the centre of load line by using biasing For switch Q point is selected on y-axis (saturation region) & x-axis (cut-off region). Two Method of biasing: (any 2) 1. Base bias 2. Base bias with emitter feedback 3. Base bias with collector feedback 4. Voltage divider iii) Draw block diagram of DC power supply and explain function of each block. Ans:- (2M Block diagram,2m Explanation) Block diagram of a regulated Dc power supply consist of the following blocks namely: 1) Transformer + Rectifier 2) Filter 3) Voltage regulator. 1. Transformer:- The AC main voltage is applied to a step down transformer. It reduces the amplitude of ac voltage and applies it to a rectifier. 4

5 2. Rectifier: The rectifier is usually Centre tapped or bridge type full wave rectifier. It converts the ac Voltage into a pulsating dc voltage. 3. Filter: The pulsating dc (or rectified ac) voltage contains large ripple. This voltage is applied to the Filter circuit and it removes the ripple. The function of a filter is to remove the ripples to provide pure DC voltage at its output. This DC output voltage is not a steady DC voltage but it changes with the change in load current. It has poor load and line regulation. The voltage obtained so is the unregulated DC voltage. 4. Voltage Regulator: The unregulated DC voltage is applied to a voltage regulator makes this DC Voltage steady and independent of variation in load and mains AC voltage This improves the load and line regulation and provides the regulated DC voltage Across the load. Q2) Attempt any FOUR of the following: (16M) a) Explain thermal runway. How it should be avoided? Ans: (Thermal Runaway 2M, to avoid Thermal runaway 2M ) Thermal Runaway 1. The reverse saturation current in semiconductor devices changes with temperature. The reverse saturation current approximately doubles for every 10 0 c rise in temperature. 2. As the leakage current of transistor increases, collector current (Ic) increases 3. The increase in power dissipation at collector base junction. 4. This in turn increases the collector base junction causing the collector current to further increase. 5. This process becomes cumulative. & it is possible that the ratings of the transistor are exceeded. If it happens, the device gets burnt out. This process is known as Thermal Runaway. 5

6 Thermal runaway can be avoided by 1) Using stabilization circuitry 2) Heat sink b) Draw D.C. load of common emitter amplifier and define Q.Point. Ans:- (2M diagram,2m definition ) Q point: For proper operation of transistor, in any application, we set fixed levels of certain voltages & currents in a transistor. These values of currents & voltages define the point at which transistor operates. This point is called operating point. It is also known as quiescent point or Q point. c) Draw construction and describe working of n-channel JFET with neat sketch. Ans:- Construction Diagram: working ) ( 1M construction diagram,1m diagram,2m 6

7 Working: 1) V GS = 0V When a voltage is applied between the drain & source with a D.C supply voltage (V DD ) with V GS = 0V,the electrons flows from source to drain through the narrow channel existing between the depletion regions. This constitutes drain current (I D ). The value of drain current is maximum when V GS = 0V. This current is designated by the symbol I DSS 2) When V GS is negative When V GS is increased above zero, the reverse voltage across the gate source junction is increased. As a result depletion regions are widened. This reduces effective width of channel therefore controls the flow of drain current through the channel. If V GS increased further, two depletion regions touch each other. The drain current reduces to 0.The gate to source at which drain current reduces to 0 is called as pinch off voltage 7

8 d) Compare CB, CE, CC on basis of following points: Input resistance Output resistance Current gain Voltage gain Ans:- (1M each point) Parameter CB CE CC Input Resistance 50Ω or (Low) 600 Ω to 4K Ω (Medium) 1M Ω or (High) Output Resistance 500KΩ Or (High) 10K Ω to 50K Ω or (Medium) 50 Ω or (Low) Current gain α= I c /I E Or β=i c /I B Or ϒ=I E /I B Or (nearly one) (High) (very high) Voltage gain V BC /V BE or (High) V CE /V BE or (Higher than CB) V CE /V BC or (Nearly one) e) Draw block diagram of voltage series and current series feedback. Ans:- (2M for Each diagram) 8

9 f) Draw the circuit diagram of negative 5 voltage using 7905 IC. Describe it s working. Ans:- (2M for diagram,2m for working) Working: 1. A full wave rectifies & capacitor Ci produces the unregulated negative D.C input to the regulator IC. 2. At the output of 7905 we get negative 5 V 3. The capacitor Ci is connected between the input terminal and ground cancel out any inductive effect due to long distribution leads. 4. The output capacitor Co is used for improving the transient response of IC. This capacitor also helps in reducing the noise present at the output due to load variations. 9

10 Q3 Attempt any four of the following (16M) a) In Common emitter configuration if β = 150 leakage current I CEO = 100μA and base current is 0.5 ma determine Ic and IE. Ans: b) Describe source self-bias method of FET with neat circuit diagram? Ans: Circuit Diagram:2M, Explanation: 2M) V DD ID RD RG RS IG VSS 10

11 Fig shows the circuit of source biasing for JFET. FET gate is grounded via a resistor R G. This type of biasing uses ± supply voltages as shown in fig. in this case the circuit behaves as a potential divider bias circuit with V G equal to V SS D.C. analysis:- From the circuit:- For V GS apply KVL as shown - V GS I D R S + V SS = 0 V SS = V GS + I D R S V GS = V SS - I D R S Expression for V DS, Apply KVL to the drain circuit V DD I D R D - V DS I D R S + V SS =0 V DD + V SS = I D (R D + R S ) + V DS V DS = V DD + V SS I D (R D + R S ) The value of the drain current can be obtained by Shockley s equation. Thus the Q point of JFET amplifier using source biasing is given by. I D = I DSS V 1 VDS GS ( off ) 2 V DS = V DD + V SS I D (R D + R S ) 11

12 c) Describe UJT as a relaxation oscillator with neat circuit diagram. Ans: (1m for circuit diagram, 1m for waveform and 2 m for explanation) Fig (a) below shows circuit diagram of UJT relaxation oscillator and Fig. (b) shows its waveforms. Circuit Operation: When the supply voltage VCC is switched ON, the capacitor C charges through resistor R till the capacitor voltage reaches the voltage level V P which is called as peak point voltage. At this voltage, the UJT turns ON; as a result of this capacitor C discharges rapidly through resistor R. When the capacitor voltage drops level (called valley-point voltage) the UJT switches OFF, allowing capacitor C to charge again. Because of charging and discharging of capacitor saw tooth waveforms are obtained at emitter terminal and positive trigger pulse is obtained at Base 1 and negative trigger pulses are obtained at base 2 as shown in Fig. (b) The sweep period is given by the relation, Where, η is intrinsic stand-off ratio The sweep frequency can be varied by changing values of either R or C. 12

13 d) Draw the circuit diagram of two stage R-C coupled amplifier and describe it s working. Ans: (circuit diagram 2M, working 2M) R-C coupled amplifier -: This is the most popular type of coupling method. It is usually employed for voltage amplification. Following fig shows two stage of an RC coupled amplifier. A coupling capacitor Ce us used to connect the output of first stage to the base (i.e input) of the second stage and so on. The resistance R1, R2 and Re form the biasing and stabilization network. The emitter be pass capacitor offers low reactance path to the signal. The coupling capacitor Ce transmits ac signal but blocks dc. This prevents dc interference between various stages and the shifting of operating point. Operation:- When ac signal is applied to the base of the first transistor, it appears in the amplified from across its collector load RC. Is given to base of next stage through coupling capacitor Cc. The 2 nd stage does further amplification of the signal. In this way the cascaded (in series) stage amplify and overall gain is considerably increased. Frequency response-: (Optional) Following fig. show frequency response of typical RC coupled amplifier. 13

14 From above frequency it is clear that bandwidth of RC coupled amplifer.is large. Voltage gain drops off at low (50 hz) and high (20 khz) frequencies. Whereas it is uniform over mid frequency range.(50 hz, to 20 khz) e) Draw functional block diagram of IC723. Describe its working. Ans: (Block dig 2M, working 2M) Fig shows block diagram of IC 723 regulator IC 1) It has two separate sections The zener diode, a current source and reference amplifier produces a fixed voltage of about 7 volts at terminal V reference. 2) The constant current source forces the zener diode to operate at fixed points so that the zener output a fixed voltage. 3) The other section of the IC consist of error amplifier, a series pass transistor Q 1 and the current limiting transistor.q 2 14

15 4) Error amplifier compares a sample of the output voltage applied at inverting input terminal to the reference voltage Vreference applied at NI input terminal. 5) The output of error amplifier (error signal) controls the conduction of Q1 6) If due to some reason Vo increases then O/P voltage of error amplifier decreases. Therefore base drive to Q 1 become less, thus o/p voltage is brought back to its original value. f) What is necessity of regulated power supply? define load and line regulation Ans: (Necessity 2M, Load regulation 1M, Line regulation 1M) Necessity of regulated power supply: The major disadvantage of a power supply is that the O/P voltage changes with the variations in the input voltage or The D.C O/P voltage of the rectifier also increase similarly, In many electronic applications, it is desired that the O/P voltage. Should remain constant regardless of the variations in the I/P voltage or load. In order to get ensure this; a voltage stabilizing device called voltage regulator is used. Load Regulation: The load regulation indicates the change in output voltage that will occur per unit change in load current. Mathematically, The load regulation of voltage regulator is expressed in terms of µv/µa. Where, Line regulation: The line regulation rating of a voltage regulator indicates the change in output voltage that will occur per unit change in the input voltage. Where, ΔV L is the change in output voltage in mv or µv ΔV S is the change in input voltage in volts. (Note:- Formula for load & Line regulation is optional) 15

16 Q4 Attempt any four of the following. a) Describe the working of n-channel JEET with diagram. (16M) Ans: (Diagram: 2M, working: 2M) R D D G V DD V GG S Operation: Fig. shows bias voltages applied to an n channel device. V DD provided drain to source voltage & supplied a current from a drain to source. V GG sets the reverse bias voltage between the gate & the source as shown. The JFET is always operated with gate to source P-n junction reverse biased. Reverse biasing of the gate source junction produces a depletion region along the P-n junction, which extends into the n channel & thus increases its resistance by restricting the channel width. The channel width and thus the channel resistance there by controlling the amount of drain current I D b) Describe transformer coupled amplifier with neat circuit diagram. Ans: (Diagram: 2M, working: 2M) Following Fig. shows the diagram for transformer coupled amplifier. 16

17 Transformer coupling is generally employed when the load is small. It is mostly used for power amplification. In above fig a coupling transformer is used to feed the output of one stage to the input of the next stage. The Primary P of this transformer is made the collector load and its secondary S given input to the next stage. Operation -: When ac signal is applied to the base of first transistor, It appears in the amplified form across primary P of the coupling transformer. The voltage develop across primary is transferred to the input of the next stage by the transformer secondary as shown in above fig.. The second stage gives amplification in similar manner. Frequency Response: (Optional) The frequency response of transformer coupled amplifier is shown in following fig. From the above graph it is clear that the frequency response is poor. i.e gain is constant only over a small range of frequency. 17

18 c) Describe working of D- MOSFET WITH neat diagrams. Ans: (Working diagram: 2M, Working: 2M) Circuit Operation:- VGG VDD N P Substrate N The gate to source voltage is set to zero volts by the direct connection from one terminal to the other. & voltage V DS is applied across the drain to source terminals. This results the attraction by the free electrons of the n channel due to positive drain & I DSS establish in the circuit. For negative voltage at gate, pressure electron towards P type substrate and attract holes toward insulated layer. Recombination occurs between electron & holes that will reduce the number of free electron in the channel for conduction. So drain current reduces. The more negative value at which drain current nearly equal to zero that voltage of V GS is called cut off voltage. Whereas, when gate is positive with respect to source then positive V GS draws additional electrons from the P type substrate. Thus drain current (I D ) increases as increase in positive value. 18

19 d) Compare class A, Class B, Class AB and Class C amplifier W.R.T following points. I. Position of operating Pt. on load line. II. Efficiency III. Conduction angle IV. O/P waveform Ans: (1 Mark each point) Parameter Class A Class B Class AB Class C Position of operating pt. on load line Q point is at the centre of load line. On X axis Just above X axis. Below X axis. efficiency lowest efficiency 25% to 50% Above 78.5% Between 50 to 78.5% Above 95% Conduction Angle Conducts for (360 0 ) full cycle of input signal (180 0 ) half cycle of input signal. Greater than and less than Less than of input signal. O/P waveform 19

20 e) Describe the working of single stage Class A amplifier with circuit diagram. Ans: (Circuit diagram: 2M, Working: 2M) Note: series fed direct coupled class A Amplifier can also be consider Transformer Coupled resistive load single stage class A power amplifier:- (Single ended transformer coupled class A amplifier) It is a large signal amplifier; it handles signals in the range of volts and transistor used is power transistor capable of operating in the range of few watts to 10 W. The beta (gain) of transistor is generally less than 100, Instead of connecting load directly here it is connected through output transformer so that impedance matching can take place and transfer maximum power to the load. Circuit diagram:- +V cc V in C c B R B E - Power Transistor C E R E Resistive Load Circuit Operation:- Fixed Biasing is provided by resistor R B, R e Stabilizes bias, Ce is bypass capacitor. Signal is fed between base and emitter through coupling capacitor C c. Load in the collector of transistor is the output transformer used to match the low impedance of the load to the output impendence of amplifier. For positive half cycle of the input signal BE junction is more forward biased due to this collector current Ic starts increasing. So that voltage is developed across primary winding of the transformer, polarities are as shown in above fig. For negative half cycle, BE junction is less forward bias (reverse biasing increases) due to this collector current is also decreases and voltage polarity exactly opposite to the precious case. The output voltage, collector current waveforms are given as follows- 20

21 V t V t I C t V t In class A amplifier, Q point is adjusted at the center of load line due to this output is obtained for full cycle (i.e ) of input signal as shown. With respect to input I C changes sinusoidal so input and collector current is in phase and V CE is out of phase (i.e ). f) Draw the working of Bootstrap time base generator with circuit diagram. Ans: (2 marks for circuit diagram, 2 mark for explanation) Fig. (a) Below shows a practical form of bootstrap circuit. Here transistor Q1 acts as a switch and transistor Q2 acts as an emitter follower (i.e. a unit gain amplifier). 21

22 Circuit Operation: Initially transistor Q1 is ON and Q2 is OFF. Therefore capacitor C1 is charged to VCC through the diode forward resistance (RF). At this instance output voltage is zero. When negative pulse is applied to the base of transistor Q1, it turns OFF. Since Q2 is an emitter follower, therefore the output voltage V0 is same as base voltage of Q2. Thus when Q1 turns OFF, the capacitor C1 starts charging this capacitor C through resistor (R). As a result of these both the base voltage of Q2 and output voltage begins to increase from zero. As the output voltage increases diode D becomes reverse biased, because of the fact that the output voltage is coupled through the capacitor (C1) to the diode. Since the value of capacitor (C1) is much larger than that of capacitor (C), therefore the voltage across capacitor (C1) practically remains constant. Thus voltage drop across resistor (R) and hence current (I R ) remains constant, means capacitor C is charged with constant current. This causes voltage across capacitor C (and hence the output voltage) to increase linearly with time. The circuit pulls itself by its own bootstrap and hence it is known as bootstrap sweep circuit. Q. 5 Attempt any FOUR of the following: (16 marks) a) In common base connection α = 0.95 the voltage drop across resistance which is connected in collector is 2 V. Find base current if the value of resistance connected in collector is 2K. Ans. -: 22

23 b) A phase shift oscillator has R = 220 KΩ, C= 500 pf calculate frequency of sine wave generator. Ans. -: (Formula 1 mark, Substitution 1 mark, Answer2 marks) Given data R = 220κΩ C= 500 PF F 0 =? = Hz c) Describe Class B push pull amplifier with neat circuit diagram. Ans. -: (Diagram 2 marks, Explanation 2 marks) In class B amplifier transistor conducts only for half cycle of input signal. This type of output signal gives large distortion. In order to avoid this we use two transistors connected in push-pull arrangement. One conducts in positive half cycle and other conducts in negative half cycle. Transistor T 1 is called as input transformer and is called phase splitter and produces two signals which are out of phase with each other. Transistor T 2 is called output transformer and is required to couple the a.c. output signal from the collector to the load. 23

24 Working: When there is no input signal both the transistor Q 1 and Q 2 are cut-off. Hence no current is drawn from V CC supply. Thus there is no power wasted in standby the power dissipation in both transistor is practically zero. During positive half cycle the base of Q 1 is positive and Q 2 is negative. As a result of this Q 1 conduct, while the transistor Q 2 is OFF. And at the output half cycle is obtained. During negative half cycle, Q 1 turns OFF and Q 2 conducts, and another half cycle is obtained at the output. At any instant only one transistor in the circuit is conducting. Each transistor handles one half of the input signal. Then output transformer joins these two halves and produces a full-sine wave in the load resistor. d) Describe FET as an amplifier with circuit diagram. Ans. -: (Circuit diagram 2M, Explanation 2M) Operation: - When small a.c. signal is applied to the gate, its produces variation in the gate to source voltage. This produces variation in the drain current. As the gate to source voltage increases the current also increases. As the result of this voltage drop across R D also increases. This causes the drain voltage to decreases. It means positive half cycle of the input voltage produces the negative half cycle of the output voltage. 24

25 e) Draw the circuit diagram of RC phase shift oscillator and describe its working. Ans. -: (Diagram 2 marks, Explanation 2 marks) Working:- Above fig. shows the circuit of a phase shift oscillator using FET. The circuit consists of a amplifier and feedback network. The amplifier stage is self biased with a capacitor by passed source resistor (Rs) and drain bias resistor (R D ). The feedback network consists of three identical RC sections. Each section produces a phase shift of Therefore the net phase shift of the feedback network is phase shift is provided by the amplifier circuit. Therefore the total phase shift between the input and the output circuit is or 0 0. When the circuit is energized by switching on the supply, the circuit starts oscillating. The oscillations may start due to minor variation in d.c. supply or inherent noise in the FET. The variation in the gate current is amplified in the drain circuit. Then it is feedback through the phase shift network and finally applied to the gate. To start oscillation A v β should be unity. The frequency of oscillations given by the relation 25

26 f) Describe +ve voltage regulator using IC 78XX series. Ans. -: (Diagram 2 marks, Explanation 2 marks) Explanation: 78XX series of IC regulators is representative of three terminal devices that are available with several fixed positive output voltages. It has three terminals labeled as input, output and ground. The last two digits (mark XX) in the part no. designate the input voltage. Above fig. shows a standard configuration of a fixed positive voltage IC regulator of 78XX series. The capacitor C 1 is required only if the power supply filter is located more than three inches from the IC regulator. The capacitor C 2 acts basically as a line filter to improve transient response. Q. 6 Attempt any FOUR of the following: (16M) a) Describe voltage divider biasing method in BJT with circuit diagram. Ans. -: (Circuit diagram 2 marks, Explanation 2 marks) Fig. below shows the voltage divider. In this method two resistances R 1 and R 2 are connected across the supply voltage V CC and provide biasing. The voltage drop across resistor R 2 forward biases the base emitter junction of transistor. The resistor R E provides the d.c. stability. 26

27 b) Describe the working of shunt voltage regulator using transistor with circuit diagram. Ans. -: (Circuit diagram 2 marks, Working 2 marks) Explanation:- From the above circuit the load voltage is given by V L = V Z + V BE Or V BE =V L - V z (i) Since the load voltage for a given zener diode is fixed, therefore any decrease or increase in load voltage will have a corresponding effect on the base to emitter voltage. The unregulated input voltage increases, load voltage also increases. As a result of this from equation (i) above, we find that V BE is also increases. And the base current increases. Due to this the collected 27

28 current also increases. This causes the input current (I S ) to increase, which in turn increases the voltage drop across series resistance (V RS ). Consequently, the load voltage decreases. It is true because some of the voltage drop across series resistance (V RS ) and load voltage is equal to the input voltage at all times. i.e. V S = V RS + V L or V L = V S - V RS c) State Barkhausen criteria. List advantages of negative feedback over positive feedback (any two). Ans. -: (Barkhausen criteria: 2 Marks) Barkhausen criteria: The two conditions for positive feedback or oscillations 1. Avβ=1 i.e. loop gain must be 1 2. The net phase shift around loop equal to or Advantages of negative feedback over positive feedback 1. Bandwidth is increased. 2. Noise is decreased 3. Stability is increased 4. Less amplitude and harmonic distortion 5. Less frequency distortion. 6. Input and output resistance can be modified as desired. 7. Less phase distortion. (Any two advantages 1 Mark Each) d) Describe the operating principle of single tuned amplifier with circuit diagram. Ans. -: (Diagram 2 marks, Operating principle 2 marks) OR 28

29 Working: The working of tuned voltage amplifier may be understood by considering a radio frequency signal, to be amplified applied at the input of the amplifier. The resonant frequency of the tuned circuit is made equal to the frequency of the input signal by changing the value of capacitor (C) and inductor (L).when the frequency of the tuned circuit becomes equal to that of the input signal a large signal appears across the output terminals. If the input signal is a complex wave (i.e. it contains many frequency components.) in that case the frequency with input frequency equal to the resonant frequency will be amplified. And all the other frequencies will be rejected by the tuned circuit. Note -: In-place of BJT, FET also can be consider. e) Describe the working principle of crystal oscillator with circuit diagram. Ans. -: (Circuit diagram 2 marks, working principle 2 marks) Working:- Above fig shows the transistor pierce crystal oscillator. In this circuit, the crystal is connected as a series element in the feedback path from collector to the base. The resistors R 1, R 2 and R E provide voltage divider stabilized d.c. bias circuit. The capacitor C E provides a. c. bypass of emitter resistor and RFC coil provides for d. c. bias. The coupling capacitor C has negligible impedance at the circuit operating frequency. The circuit frequency of oscillation is set by the series resonant frequency of the crystal and its value is given by the relation F 0 = 1/2π (LC 1 ) 29

30 It may be noted that the changes in supply voltage, transistor device parameters etc have no effect on the circuit operating frequency, which is held stabilized by the crystal. f) Draw construction and describe its working principle of UJT. Ans. -: (Construction 2m, working principle 2 m) Fig. shows the equivalent circuit of a unijunction transistor with voltage source V EE connected across emitter and base1 and V BB connected across base1 and base2. Hence the diode is reversed biased by a voltage drop across the r B1 and its own barrier potential (V D ). Thus total reverse bias voltage across a diode is equal to sum of η.v BB and V D. As long as the V EE is below the total reverse bias voltage (i.e. η.v BB + V D ) across the diode, it remains reverse biased and there is no emitter current. However if the V EE voltage reaches or exceeds the value equal to (η. BB +V D ), the diode conducts V EE, which causes the diode to conduct, is called peak point voltage. V P = η.v BB + V D When the emitter current begins to flow, the UJT is said to be fired, triggered or turned on. 30

### Scheme Q.1 Attempt any SIX of following: 12-Total Marks a) Draw symbol NPN and PNP transistor. 2 M Ans: Symbol Of NPN and PNP BJT (1M each)

Q. No. WINTER 16 EXAMINATION (Subject Code: 17319) Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer

### MODEL ANSWER SUMMER 17 EXAMINATION 17319

MODEL ANSWER SUMMER 17 EXAMINATION 17319 Subject Title: Electronics Devices and Circuits. Subject Code: Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word

### Q1 A) Attempt any six: i) Draw the neat symbol of N-channel and P-channel FET

Subject Code:17319 Model Answer Page1 of 27 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model

### MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) Summer 2016 EXAMINATIONS.

Summer 2016 EXAMINATIONS Subject Code: 17321 Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the answer scheme. 2) The

### SUMMER 13 EXAMINATION Subject Code: Model Answer Page No: / N

Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

### State the application of negative feedback and positive feedback (one in each case)

(ISO/IEC - 700-005 Certified) Subject Code: 073 Model wer Page No: / N Important Instructions to examiners: ) The answers should be examined by key words and not as word-to-word as given in the model answer

### WINTER 14 EXAMINATION. Model Answer. 1) The answers should be examined by key words and not as word-to-word as given in the

WINTER 14 EXAMINATION Subject Code: 17213 Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2)

### Scheme Q.1 Attempt any SIX of following 12-Total Marks 1 A) Draw symbol of P-N diode, Zener diode. 2 M Ans: P-N diode

Q. No. WINTER 16 EXAMINATION (Subject Code: 17321) Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in themodel answer scheme.

### UNIT 3: FIELD EFFECT TRANSISTORS

FIELD EFFECT TRANSISTOR: UNIT 3: FIELD EFFECT TRANSISTORS The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There are

Code No: Y0221/R07 Set No. 1 I B.Tech Supplementary Examinations, Apr/May 2013 BASIC ELECTRONIC DEVICES AND CIRCUITS (Electrical & Electronics Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions

### MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) MODEL ANSWER

Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

### MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

WINTER 18 EXAMINATION Subject Name: Basic Electronics Model Answer Subject Code: 17321 I m p o r t a n t I n s t r u c t i o n s t o e x a m i n e r s : 1) The answers should be examined by key words and

### Chapter.8: Oscillators

Chapter.8: Oscillators Objectives: To understand The basic operation of an Oscillator the working of low frequency oscillators RC phase shift oscillator Wien bridge Oscillator the working of tuned oscillator

### R a) Draw and explain VI characteristics of Si & Ge diode. (8M) b) Explain the operation of SCR & its characteristics (8M)

SET - 1 1. a) Define i) transient capacitance ii) Diffusion capacitance (4M) b) Explain Fermi level in intrinsic and extrinsic semiconductor (4M) c) Derive the expression for ripple factor of Half wave

FREQUENTLY ASKED QUESTIONS UNIT-1 SUBJECT : ELECTRONIC DEVICES AND CIRCUITS SUBJECT CODE : EC6202 BRANCH: EEE PART -A 1. What is meant by diffusion current in a semi conductor? (APR/MAY 2010, 2011, NOV/DEC

### AE103 ELECTRONIC DEVICES & CIRCUITS DEC 2014

Q.2 a. State and explain the Reciprocity Theorem and Thevenins Theorem. a. Reciprocity Theorem: If we consider two loops A and B of network N and if an ideal voltage source E in loop A produces current

### SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR (AUTONOMOUS) Siddharth Nagar, Narayanavanam Road QUESTION BANK

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR (AUTONOMOUS) Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK Subject with Code : Electronic Circuit Analysis (16EC407) Year & Sem: II-B.Tech & II-Sem

### MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

WINTER 16 EXAMINATION Model Answer Subject Code: 17213 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2)

### DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC6202 ELECTRONIC DEVICES AND CIRCUITS

DHANALAKSHMI COLLEGE OF ENGINEERING DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING EC6202 ELECTRONIC DEVICES AND CIRCUITS UNIT-I - PN DIODEAND ITSAPPLICATIONS 1. What is depletion region in PN junction?

### Summer 2015 Examination. 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.

Summer 2015 Examination Subject Code: 17213 Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.

### OBJECTIVE TYPE QUESTIONS

OBJECTIVE TYPE QUESTIONS Q.1 The breakdown mechanism in a lightly doped p-n junction under reverse biased condition is called (A) avalanche breakdown. (B) zener breakdown. (C) breakdown by tunnelling.

### Summer 2015 Examination

Summer 2015 Examination Subject Code: 17445 Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.

### UNIT I - TRANSISTOR BIAS STABILITY

UNIT I - TRANSISTOR BIAS STABILITY OBJECTIVE On the completion of this unit the student will understand NEED OF BIASING CONCEPTS OF LOAD LINE Q-POINT AND ITS STABILIZATION AND COMPENSATION DIFFERENT TYPES

### Shankersinh Vaghela Bapu Institute of Technology INDEX

Shankersinh Vaghela Bapu Institute of Technology Diploma EE Semester III 3330905: ELECTRONIC COMPONENTS AND CIRCUITS INDEX Sr. No. Title Page Date Sign Grade 1 Obtain I-V characteristic of Diode. 2 To

Analog Electronics BJT Structure The BJT has three regions called the emitter, base, and collector. Between the regions are junctions as indicated. The base is a thin lightly doped region compared to the

### Code: 9A Answer any FIVE questions All questions carry equal marks *****

II B. Tech II Semester (R09) Regular & Supplementary Examinations, April/May 2012 ELECTRONIC CIRCUIT ANALYSIS (Common to EIE, E. Con. E & ECE) Time: 3 hours Max Marks: 70 Answer any FIVE questions All

### MODULE-2: Field Effect Transistors (FET)

FORMAT-1B Definition: MODULE-2: Field Effect Transistors (FET) FET is a three terminal electronic device used for variety of applications that match with BJT. In FET, an electric field is established by

### Small signal Amplifier stages. Figure 5.2 Classification of power amplifiers

5.1 Introduction When the power requirement to drive the load is in terms of several Watts rather than mili-watts the power amplifiers are used. Power amplifiers form the last stage of multistage amplifiers.

### Chapter 8. Field Effect Transistor

Chapter 8. Field Effect Transistor Field Effect Transistor: The field effect transistor is a semiconductor device, which depends for its operation on the control of current by an electric field. There

### Oscillators. An oscillator may be described as a source of alternating voltage. It is different than amplifier.

Oscillators An oscillator may be described as a source of alternating voltage. It is different than amplifier. An amplifier delivers an output signal whose waveform corresponds to the input signal but

### Code No: R Set No. 1

Code No: R05010204 Set No. 1 I B.Tech Supplimentary Examinations, Aug/Sep 2007 ELECTRONIC DEVICES AND CIRCUITS ( Common to Electrical & Electronic Engineering, Electronics & Communication Engineering,

### UNIT II JFET, MOSFET, SCR & UJT

UNIT II JFET, MOSFET, SCR & UJT JFET JFET as an Amplifier and its Output Characteristics JFET Applications MOSFET Working Principles, SCR Equivalent Circuit and V-I Characteristics. SCR as a Half wave

### MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified)

WINTER 2017 EXAMINATION Subject Name: Basic Electronics Model Answer Subject Code: 17321 Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given

### Difference between BJTs and FETs. Junction Field Effect Transistors (JFET)

Difference between BJTs and FETs Transistors can be categorized according to their structure, and two of the more commonly known transistor structures, are the BJT and FET. The comparison between BJTs

### F.Y. Diploma : Sem. II [DE/EJ/IE/IS/EE/MU/ET/EN/EX] Basic Electronics

F.Y. Diploma : Sem. II [DE/EJ/IE/IS/EE/MU/ET/EN/EX] Basic Electronics Time: 3 Hrs.] Prelim Question Paper Solution [Marks : 70 Q.1 Attempt any FIE of the following : [10] Q.1(a) Draw the symbols for (i)

### UNIT I PN JUNCTION DEVICES

UNIT I PN JUNCTION DEVICES 1. Define Semiconductor. 2. Classify Semiconductors. 3. Define Hole Current. 4. Define Knee voltage of a Diode. 5. What is Peak Inverse Voltage? 6. Define Depletion Region in

### Lecture 3: Transistors

Lecture 3: Transistors Now that we know about diodes, let s put two of them together, as follows: collector base emitter n p n moderately doped lightly doped, and very thin heavily doped At first glance,

### UNIT I Introduction to DC & AC circuits

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code: Basic Electrical and Electronics Engineering (16EE207) Year & Sem: II-B.

### F.Y. Diploma : Sem. II [CO/CD/CM/CW/IF] Basic Electronics

F.Y. Diploma : Sem. II [CO/CD/CM/CW/IF] Basic Electronics Time : 3 Hrs.] Prelim Question Paper Solutions [Marks : 100 Q.1 Attempt any TEN of the following : [20] Q.1(a) Give the classification of capacitor.

### Paper-1 (Circuit Analysis) UNIT-I

Paper-1 (Circuit Analysis) UNIT-I AC Fundamentals & Kirchhoff s Current and Voltage Laws 1. Explain how a sinusoidal signal can be generated and give the significance of each term in the equation? 2. Define

### Lab 4 : Transistor Oscillators

Objective: Lab 4 : Transistor Oscillators In this lab, you will learn how to design and implement a colpitts oscillator. In part II you will implement a RC phase shift oscillator Hardware Required : Pre

VALLIAMMAI ENGINEERING COLLEGE SRM NAGAR, KATTANKULATHUR- 603 203 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING EC6202- ELECTRONIC DEVICES AND CIRCUITS UNIT I PN JUNCTION DEVICES 1. Define Semiconductor.

### MODEL ANSWER SUMMER 17 EXAMINATION 17213

MODEL ANSWER SUMMER 17 EXAMINATION 17213 Subject Title: Basic Electronics Subject Code: Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given

### MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) Subject Code: Model Answer Page No: 1/

MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC 27001 2005 Certified) SUMMER 13 EXAMINATION Subject Code: 12025 Model Answer Page No: 1/ Important Instructions to examiners: 1) The

### Emitter base bias. Collector base bias Active Forward Reverse Saturation forward Forward Cut off Reverse Reverse Inverse Reverse Forward

SEMICONDUCTOR PHYSICS-2 [Transistor, constructional characteristics, biasing of transistors, transistor configuration, transistor as an amplifier, transistor as a switch, transistor as an oscillator] Transistor

### UNIT 4 BIASING AND STABILIZATION

UNIT 4 BIASING AND STABILIZATION TRANSISTOR BIASING: To operate the transistor in the desired region, we have to apply external dec voltages of correct polarity and magnitude to the two junctions of the

### BJT Circuits (MCQs of Moderate Complexity)

BJT Circuits (MCQs of Moderate Complexity) 1. The current ib through base of a silicon npn transistor is 1+0.1 cos (1000πt) ma. At 300K, the rπ in the small signal model of the transistor is i b B C r

### PART-A UNIT I Introduction to DC & AC circuits

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR (AUTONOMOUS) Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code : Basic Electrical and Electronics Engineering (16EE207)

### SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road QUESTION BANK (DESCRIPTIVE) PART - A

SIDDHARTH GROUP OF INSTITUTIONS :: PUTTUR Siddharth Nagar, Narayanavanam Road 517583 QUESTION BANK (DESCRIPTIVE) Subject with Code: Basic Electrical and Electronics Engineering (16EE207) Year & Sem: II-B.

### 4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) The Metal Oxide Semitonductor Field Effect Transistor (MOSFET) has two modes of operation, the depletion mode, and the enhancement mode.

### Course Number Section. Electronics I ELEC 311 BB Examination Date Time # of pages. Final August 12, 2005 Three hours 3 Instructor

Course Number Section Electronics ELEC 311 BB Examination Date Time # of pages Final August 12, 2005 Three hours 3 nstructor Dr. R. Raut M aterials allowed: No Yes X (Please specify) Calculators allowed:

### INSTITUTE OF AERONAUTICAL ENGINEERING (AUTONOMUS) Dundigal, Hyderabad

INSTITUTE OF AERONAUTICAL ENGINEERING (AUTONOMUS) Dundigal, Hyderabad - 00 0 ELECTRONICS AND COMMUNICATION ENGINEERING ASSIGNMENT Name : ELECTRONIC CIRCUIT ANALYSIS Code : A0 Class : II - B. Tech nd semester

### 4. Forward bias of a silicon P-N junction will produce a barrier voltage of approximately how many volts? A. 0.2 B. 0.3 C. 0.7 D. 0.

1. The dc current through each diode in a bridge rectifier equals A. the load current B. half the dc load current C. twice the dc load current D. one-fourth the dc load current 2. When matching polarity

### DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING III SEMESTER EC 6304 ELECTRONIC CIRCUITS I. (Regulations 2013)

DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING III SEMESTER EC 6304 ELECTRONIC CIRCUITS I (Regulations 2013 UNIT-1 Part A 1. What is a Q-point? [N/D 16] The operating point also known as quiescent

### BJT Amplifier. Superposition principle (linear amplifier)

BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited

### AE53/AC53/AT53/AE103 ELECT. DEVICES & CIRCUITS DEC 2015

Q.2 a. By using Norton s theorem, find the current in the load resistor R L for the circuit shown in Fig.1. (8) Fig.1 IETE 1 b. Explain Z parameters and also draw an equivalent circuit of the Z parameter

### THIRD SEMESTER DIPLOMA EXAMINATION IN ELECTRICAL & ELECTRONICS ENGINEERING, MARCH 2013 ELECTRONIC DEVICES AND CIRCUITS

REVISION-2010 Reg. No SUB CODE:3053 Signature THIRD SEMESTER DIPLOMA EXAMINATION IN ELECTRICAL & ELECTRONICS ENGINEERING, MARCH 2013 ELECTRONIC DEVICES AND CIRCUITS Time :3hours Maximum marks:100 PART

### Analog Electronics Laboratory

Circuit Diagram a) Center tap FWR without filter b) Center tap FWR with C filter AC Supply AC Supply D2 c) Bridge Rectifier without filter d) Bridge Rectifier with C filter AC Supply AC Supply Waveforms

UNIT - 1 i SYLLABUS OSMANIA UNIVERSITY (HYDERABAD) JUNCTION DIODE Different Types of PN Junction Formation Techniques, PN Junction Characteristics, Biasing, Band Diagrams and Current Flow, Diode Current

SIR PADAMPAT SINGHANIA UNIVERSITY SCHOOL OF ENGINEERING BHATEWAR-3360 ELECTRONIC DEVICES AND CIRCUITS LABORATORY MANUAL DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING [[ Objective: ) P-N JUNCTION

### Module 04.(B1) Electronic Fundamentals

1.1a. Semiconductors - Diodes. Module 04.(B1) Electronic Fundamentals Question Number. 1. What gives the colour of an LED?. Option A. The active element. Option B. The plastic it is encased in. Option

### Improving Amplifier Voltage Gain

15.1 Multistage ac-coupled Amplifiers 1077 TABLE 15.3 Three-Stage Amplifier Summary HAND ANALYSIS SPICE RESULTS Voltage gain 998 1010 Input signal range 92.7 V Input resistance 1 M 1M Output resistance

### EC202- ELECTRONIC CIRCUITS II Unit- I -FEEEDBACK AMPLIFIER

EC202- ELECTRONIC CIRCUITS II Unit- I -FEEEDBACK AMPLIFIER 1. What is feedback? What are the types of feedback? 2. Define positive feedback. What are its merits and demerits? 3. Define negative feedback.

### CENTURION UNIVERSITY OF TECHNOLOGY AND MANAGEMENT SCHOOL OF ENGINEERING & TECHNOLOGYDEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

CENTURION UNIVERSITY OF TECHNOLOGY AND MANAGEMENT SCHOOL OF ENGINEERING & TECHNOLOGYDEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING ELECTRONIC DEVICES Section: ECE SEM: II PART-A 1. a) In a N-type

### Gechstudentszone.wordpress.com

8.1 Operational Amplifier (Op-Amp) UNIT 8: Operational Amplifier An operational amplifier ("op-amp") is a DC-coupled high-gain electronic voltage amplifier with a differential input and, usually, a single-ended

### UNIT 3 Transistors JFET

UNIT 3 Transistors JFET Mosfet Definition of BJT A bipolar junction transistor is a three terminal semiconductor device consisting of two p-n junctions which is able to amplify or magnify a signal. It

### The Hartley Oscillator

The Hartley Oscillator One of the main disadvantages of the basic LC Oscillator circuit we looked at in the previous tutorial is that they have no means of controlling the amplitude of the oscillations

### MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Linear Integrated Circuit Subject Code:

MODEL ANSWER SUMMER 17 EXAMINATION Subject Title: Linear Integrated Circuit Subject Code: Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as

Transistor Biasing Nafees Ahamad Asstt. Prof., EECE Deptt, DIT University, Dehradun Website: www.eedofdit.weebly.com Introduction The basic function of transistor is to do amplification. (CE connection)

### II/IV B. TECH. DEGREE EXAMINATIONS, NOVEMBER Second Semester EC/EE ELECTRONIC CIRCUIT ANALYSIS. Time : Three Hours Max.

Total No. of Questions : 9] [Total No. of Pages : 02 B.Tech. II/ IV YEAR DEGREE EXAMINATION, APRIL/MAY - 2014 (Second Semester) EC/EE/EI Electronic Circuit Analysis Time : 03 Hours Maximum Marks : 70 Q1)

### Government Polytechnic Muzaffarpur Name of the Lab: Applied Electronics Lab

Government Polytechnic Muzaffarpur Name of the Lab: Applied Electronics Lab Subject Code: 1620408 Experiment-1 Aim: To obtain the characteristics of field effect transistor (FET). Theory: The Field Effect

### e base generators Tim 1

Time base generators 1 LINEAR TIME BASE GENERATORS Circuits thatprovide An Output Waveform Which Exhibits Linear Variation Of Voltage or current With Time. Linear variation of Voltage :Voltage time base

### Electronics I ELEC 311/1 BB. Final August 14, hours 6

Course Number Section Electronics I ELEC 311/1 BB Examination Date Time # of pages Final August 14, 2009 3 hours 6 Instructor(s) Dr.R. Raut M aterials allowed: No Yes X (Please specify) Calculators allowed:

### EC6202-ELECTRONIC DEVICES AND CIRCUITS YEAR/SEM: II/III UNIT 1 TWO MARKS. 1. Define diffusion current.

EC6202-ELECTRONIC DEVICES AND CIRCUITS YEAR/SEM: II/III UNIT 1 TWO MARKS 1. Define diffusion current. A movement of charge carriers due to the concentration gradient in a semiconductor is called process

### MAHARASHTRA STATE BOARD OF TECHNICAL EDUCATION (Autonomous) (ISO/IEC Certified) Summer 2016 EXAMINATIONS

Summer 2016 EXAMINATIONS Subject Code: 17213 Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the answer scheme. 2) The

### Scheme I Sample. : Second : Basic. Electronics : 70. Marks. Time: 3 Hrs. 2] b) State any. e) State any. Figure Definition.

Program Name Program Code Semester Course Title Scheme I Sample Question Paper : Diploma in Electronics Program Group : DE/EJ/IE/IS/ET/EN/EX : Second : Basic Electronics : 70 22216 Time: 3 Hrs. Instructions:

### Oscillators. Hartley, Colpitts, UJT relaxation. ECE/MEA Engg College S.R.K. 9/13/2007 Authored by: Ramesh.K

Oscillators Hartley, Colpitts, UJT relaxation. S.R.K 9//007 Authored by: Ramesh.K This documents contains a brief note about the principle of sinusoidal oscillator and some general oscillator circuits

### Unit III FET and its Applications. 2 Marks Questions and Answers

Unit III FET and its Applications 2 Marks Questions and Answers 1. Why do you call FET as field effect transistor? The name field effect is derived from the fact that the current is controlled by an electric

### GATE SOLVED PAPER - IN

YEAR 202 ONE MARK Q. The i-v characteristics of the diode in the circuit given below are : v -. A v 0.7 V i 500 07 \$ = * 0 A, v < 0.7 V The current in the circuit is (A) 0 ma (C) 6.67 ma (B) 9.3 ma (D)

### EE301 ELECTRONIC CIRCUITS CHAPTER 2 : OSCILLATORS. Lecturer : Engr. Muhammad Muizz Bin Mohd Nawawi

EE301 ELECTRONIC CIRCUITS CHAPTER 2 : OSCILLATORS Lecturer : Engr. Muhammad Muizz Bin Mohd Nawawi 2.1 INTRODUCTION An electronic circuit which is designed to generate a periodic waveform continuously at

### Crystal Oscillator. Circuit symbol

Crystal Oscillator Crystal Oscillator Piezoelectric crystal (quartz) Operates as a resonant circuit Shows great stability in oscillation frequency Piezoelectric effect : When mechanical stress is applied

### PESIT BANGALORE SOUTH CAMPUS BASIC ELECTRONICS

PESIT BANGALORE SOUTH CAMPUS QUESTION BANK BASIC ELECTRONICS Sub Code: 17ELN15 / 17ELN25 IA Marks: 20 Hrs/ Week: 04 Exam Marks: 80 Total Hours: 50 Exam Hours: 03 Name of Faculty: Mr. Udoshi Basavaraj Module

UNIVERSITY PART-A ANSWERS Unit-1 1. What is an amplifier? An amplifier is a device which produces a large electrical output of similar characteristics to that of the input parameters. 2. What are transistors?

### Output Stages and Power Amplifiers

CHAPTER 11 Output Stages and Power Amplifiers Introduction 11.7 Power BJTs 911 11.1 Classification of Output Stages 11. Class A Output Stage 913 11.3 Class B Output Stage 918 11.4 Class AB Output Stage

### UNIT 1 MULTI STAGE AMPLIFIES

UNIT 1 MULTI STAGE AMPLIFIES 1. a) Derive the equation for the overall voltage gain of a multistage amplifier in terms of the individual voltage gains. b) what are the multi-stage amplifiers? 2. Describe

### Power Amplifiers. Class A Amplifier

Power Amplifiers The Power amplifiers amplify the power level of the signal. This amplification is done in the last stage in audio applications. The applications related to radio frequencies employ radio

ELECTRONIC DEVICES AND CIRCUITS LABORATORY MANUAL Subject Code : 17CA04305 Regulations : R17 Class : III Semester (ECE) CHADALAWADA RAMANAMMA ENGINEERING COLLEGE (AUTONOMOUS) Chadalawada Nagar, Renigunta

### (A) im (B) im (C)0.5 im (D) im.

Dr. Mahalingam College of Engineering and Technology, Pollachi. (An Autonomous Institution affiliated to Anna University) Regulation 2014 Fourth Semester Electrical and Electronics Engineering 141EE0404

### WINTER 17 EXAMINATION Subject Name: Basic Electronics Model Answer Sub Code:

Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

### VALLIAMMAI ENGINEERING COLLEGE

VALLIAMMAI ENGINEERING COLLEGE SRM NAGAR, KATTANKULATHUR 60320 DEPARTMENT OF ELECTRONICS AND COMMUNICATION ENGINEERING QUESTION BANK Academic Year: 2018 2019 Odd Semester Subject: EC8353 - ELECTRON DEVICES

### R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. ELECTRONIC PRINCIPLES AND APPLICATIONS

R.B.V.R.R. WOMEN S COLLEGE (AUTONOMOUS) Narayanaguda, Hyderabad. DEPARTMENT OF PHYSICS QUESTION BANK FOR SEMESTER V PHYSICS PAPER VI (A) ELECTRONIC PRINCIPLES AND APPLICATIONS UNIT I: SEMICONDUCTOR DEVICES

### SUMMER 13 EXAMINATION Subject Code: Model Answer Page No: / N

Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The model answer and the answer written by candidate

### (a) BJT-OPERATING MODES & CONFIGURATIONS

(a) BJT-OPERATING MODES & CONFIGURATIONS 1. The leakage current I CBO flows in (a) The emitter, base and collector leads (b) The emitter and base leads. (c) The emitter and collector leads. (d) The base

### WINTER 14 EXAMINATION

Subject Code:173 WINTER 14 EXAMINATION Model Answer Important Instructions to examiners: 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme. 2) The

### EE70 - Intro. Electronics

EE70 - Intro. Electronics Course website: ~/classes/ee70/fall05 Today s class agenda (November 28, 2005) review Serial/parallel resonant circuits Diode Field Effect Transistor (FET) f 0 = Qs = Qs = 1 2π

### Field Effect Transistors

Field Effect Transistors Purpose In this experiment we introduce field effect transistors (FETs). We will measure the output characteristics of a FET, and then construct a common-source amplifier stage,

### The Common Source JFET Amplifier

The Common Source JFET Amplifier Small signal amplifiers can also be made using Field Effect Transistors or FET's for short. These devices have the advantage over bipolar transistors of having an extremely