Implementation of Frequency Down Converter using CORDIC Algorithm on FPGA
|
|
- William Potter
- 5 years ago
- Views:
Transcription
1 Implementation of Frequency Down Converter using CORDIC Algorithm on FPGA Yogendra Kr. Upadhyaya #1 Electronics and Communication Engineering ational Institute of Technology Kurukshetra Haryana, IDIA Dr. R. K. Sharma *2 Electronics and Communication Engineering ational Institute of Technology Kurukshetra Haryana, IDIA Abstract In a communication system, the received signals are of high data rates making it difficult to process the signals to extract information of interest. So to solve this problem DDC makes a better solution. In this efficient way of designing and implementing a Wideband Digital down converter has been discussed. Though the received signal is RF signal with high data rates, IF stage is used to frequency shift the signal to fixed IF which is input to ADC. This is sampled and given as input as input to DDC.CORDIC generator is used instead of numerically controlled oscillator (CO). It is shown that filter bandwidth varies by decimation factor. Decimation range in this paper is 2 to Filtering is implemented in stages to obtain efficient response. Xilinx 13.2 version is used to simulate each block of DDC at system level testing and Sparten-3 FPGA with speed -4 is hardware used implementing the design. Keywords Wideband Digital down converter, ADC, Baseband signal, Decimation CORDIC generator, FPGA, System level, Board level testing. I. ITRODUCTIO Communication plays vital part in day to day life for transfer of information. Though there are different modes of communication at present Digital Communication is more popular. It is a process of transferring signals, in digital format i.e. as bits. A transmitter, channel and receiver are the main blocks of communication system. The DDC presented in this paper is the key component of Receiver. The digital IF signal from ADC depends on the band of interest as the yquist s theory states that signal should be sampled at rate at least double the bandwidth of interest. A DDC allows the frequency band of interest to be moved down the spectrum to baseband signal near to 0 H such that further processing on signals become easier. Later techniques are involved for varying the filter specifications to extract the signal of interest. The remainder of this paper is structured as follows: Section 2 provides an overview of Digital down Converter. Section 3 mentions the steps involved in converting IF signal to base band signal. Section 4 is about filtering and decimation. Section 5 gives a detailed explanation on implementing the design on FPGA. Section 6 provides Simulation results and the last section. II. OVERVIEW OF DDC Down Conversion involves the process of the shifting a high rated signal to a standard signal. Generally the receivers receive wide band of signals but end user may only require a small portion of the entire band. So fulfilling the above requirement might involve prohibitively large filters. A variable decimation DDC makes this process easier. A DDC consist of four basic blocks I. CORDIC(Coordinate Rotation by Digital Computer) II. Mixer III. VARCIC(Variable Cascaded Integrated Comb) filter IV. CIC (Cascaded integrated Comb) filter V. FIR(Finite Impulse Response ) filter A. CORDIC Algorithm:-The CORDIC (Coordinate Rotation Digital Computer) was developed by Jack Volder in 1959 [1] as an iterative algorithm to convert between polar and Cartesian Coordinates using shift, add and subtract operations only. It can be implemented with shiftadd/subtract type algorithm. It can also be used to compute trigonometric functions. Examples sine, cosine, polar to rectangular coordinates etc. Y V n (X n, Y n ) V 0 (X 0, Y 0 ) θ ɸ θ X Fig.1 Vector V rotating with phase ɸ In circular rotation made a CORDIC function could compute the Cartesian Coordinates of the target vector V n by rotating the input vector V 0 by an arbitrary angle ɸ=z 0. so how do we calculate X n and Y n based on input vector and angle X n = X 0 cosɸ -Y 0 sinɸ 1734
2 Y n = Y 0 cosɸ + X 0 sinɸ X n = cosɸ(x 0 -Y 0 tanɸ) Y n = cosɸ(y 0 + X 0 tanɸ) So far, nothing is simplified however if rotation angles are restricted so that tanɸ =, the multiplication by tangent term is reduced to simple shift operation.tanɸ =±2 0,2, 2-2,2-3 Table: for 8-bit CORDIC Hardware i d -i =2 -i = tanф i Фi=arcta n(2 -i ) Ф i in radains But what if my desired angle of rotation is not exactly one of these values. The desired angle of rotation is obtainable by performing a series of successively smaller elementary rotations where i= n for tanɸ = ±2 -i Let say our desired rotation is 30 degrees. Table:-2 choosing the signs of the rotation angles to force z to zero i z i -α i z i We start at iteration 0 with an angle of 0 =30 0.If the angle i >0 then we subtract the tan(ɸ) angle, otherwise we add the tan(ɸ) angle and make our approximate X i and Y i calculations. X n = cosɸ(x 0 -Y 0 tanɸ) Y n = cosɸ(y 0 + X 0 tanɸ) If the decision at each iteration i, is which direction to rotate rather than whether or not to rotate then the cos(ɸ i ) term becomes a constant because cos(ɸ i )=cos(-ɸ i ). In other words the cos (ɸ i ) is not dependent on direction of rotation. The iterative rotation can now be expressed as: X i+1 =K i [X i d i Y i 2 -i ] Y i+1 =K i [Y i +d i X i 2 -i ] K i =cos (tan (2 -i ) 1 K i = (1+2 2i ) d i =±1 Removing the scale constant from iterative equations yields a shift-add algorithm for vector rotation. The product of K i s can be applied elsewhere in system or treated as part of a system processing gain. The product approaches as the number of iterations goes to infinity. Therefore, the rotation algorithm has A n, of approximately The exact gain depends on the number of iterations and obeys the relation A n = i It also needs to be noted that the previous equations are valid for rotation angles between -π/2 ɸ π/2 In order to increase the convergence range for all rotation angles 0 <π volder proposed an intial iteration which rotates the input vector by ±π/2 X 0 =-d.y 0 Y 0 =d.x 0 0 = 0 -d. π 2 Where d= +1 if 0 <0 otherwise The elementary angles can be expressed in any convenient angular unit. Those angular values are supplied by small look-up table (one entry per iteration) or they are hardwired depending on implementation. The angle accumulator adds a third difference equation to CORDIC algorithm. i+1 = i -d i tan (2 -i ) Thus we now have a set of accumulation equations to use for each iteration[2] X i+1 =K i [X i d i Y i 2 -i ] Y i+1 =K i [Y i +d i X i 2 -i ] i+1 = i -d i tan (2 -i ) Where d= +1 if 0 <0 otherwise Where d i determines the direction for each elementary rotation. Therefore after n iterations the CORDIC equations X n = A n [X 0 cos (z 0 ) -Y 0 sin(z 0 )] Y n =A n [ Y 0 cos(z 0 ) + X 0 sin(z 0 )] n = 0 Where A n is originally expected gain. Therefore a CORDIC function could be used to rotate vectors.we define a vector where X 0 =0 X n A n Y 0 sin(z 0 ) Y n A n + X 0 sin(z 0 ) By selecting Y 0 equal to 1/A n, the rotation produces the unscaled sine and cosine of angle argument z 0, very often the sine and cosine module a magnitude value. Using other techniques such a sin0/cos0 look-up table requires a pair of multipliers to obtain the modulation. The CORDIC technique performs the multiply as part of the rotation operation and therefore eliminates the need for a pair of explicit multipliers. III. MIXER Signal modulation involves changes made to sine waves in order to encode information. The mathematical equation representing a sine wave is as follows S BP (t) = A cos(2πft+ɸ) 1735
3 Where A is amplitude, f is frequency and ɸ is phase. S BP (t) = A cos(2πft+ɸ) S BP (t)=a cos(2πft) cos ɸ - A sin(2πft) sinɸ If I= A cosɸ Q=A sinɸ Acos(2πft+ɸ) = I cos(2πft) Q sin(2πft) Where I is the amplitude of in phase carrier Q is the amplitude of quadrature-phase carrier. Remember that difference between a sine wave and cosine wave of the same frequency of is 90-degree phase offset between them. The implication of this are very important what this essentially means is that we can control the amplitude, frequency and phase of modulating RF carrier sine wave. We can achieve the same effect by manipulating the amplitudes of input I and Q Signals. Of course the second half of equation is a sine wave and first half is a cosine wave so we must include a device in the Hardware circuit to induce a 90 degree phase between the carriers but this is a much simpler design issue than direct phase manipulation. If: I = A cos ɸ Q = A sin ɸ A. CIC Filter The cascaded integrator-comb (CIC) filter is a class of hardware-efficient linear phase finite impulse response (FIR) digital filters [6]. The CIC filter is suitable for this high-speed application because of its ability to achieve high decimation factors and other reason is it is implemented using additions and subtractions rather than using multipliers. It decimates by R which is programmable. The two basic building blocks of a CIC filter are 1) An integrator (decimator): An integrator is simply a singlepole IIR filter with a unity feedback coefficient [9],[10] y [n] = y [n] + x[n] This system is also known as an accumulator [9],[10]. The transfer function for an integrator on the z-plane is H I ( z ) = 1/(1 z ) 2) Comb Filter (Interpolator): A comb filter running at the slow sampling rate fs/r is described by y[n] = x[n] - x[n -D]. A comb filter is a differentiator with a transfer function H C (z) = (1 z -D ) In this equation, M is the differential delay, and is usually limited to 1 or 2. To summarize, a CIC filter would have cascaded integrator stages clocked at fs, followed by a rate change by a factor R, followed by cascaded comb stages running at fs/r [10] Fig. 2 CIC Filter Each integrator contributes to the CIC transfer function with a pole. Each comb section contributes with a zero of order D, where D is the frequency decimation ratio. The CIC transfer function in the -plane becomes: Frequency Characteristics: The transfer function for a CIC filter at fs is H( z) H I ( z) H C ( z) D 1 D 1 z k z 1 1 z k 0 We must be careful here because we have two sampling frequencies in the system, related by D. If we evaluate the z- transference at the output sampling frequency z=exp(j2πf s /D),The magnitude response at the output of the filter is as shown below[3].we can obtain an expression for the CIC filter's frequency response by evaluating H cic (z) transfer function on the z-plane's unit circle, by setting z = e j 2πƒ, yielding a sinc like function. As already mentioned the frequency response of CIC filters is affected by the parameters, M, R. Differential delay, M, affects the location of nulls at any given rate change value and increases attenuation levels generally at all lobes in the response. Varying the rate change value, R, adjusts the null positions up or down accordingly without having much affect on the attenuation of each lobe and increasing the number of stages increases attenuation of the lobes without shifting null positions. sin f sinf H( f ) D. for D 1 sin f / D f integrato.. f s. f s f s / D - 1 combs f s / R Compensation FIR filter: 1736
4 The output of the CIC filter has a sinc shape, which is not suitable for most applications. A clean-up filter can be applied at the CIC output to correct for the pass band droop, as well as to achieve the desired cut-off frequency and filter shape.this filter typically decimates by a factor of 2 or 4 to minimizethe output sample [3],[10]. Fig.8 RTL Schematic view of CORDIC-DDC Fig. 4 Magnitude Response of CFIR Filter IV. Simulation Results:- CORDIC Based Generator Fig.9 Output for input Xin=1 & Yin=1 in quadrant I Fig.5 RTL Schematic view of CORDIC Fig.10 Output for input Xin=0 & Yin=0 in quadrant I Fig.11 Output for input Xin=1 & Yin=0 in quadrant I Fig.12 Output for input Xin=1 & Yin=0 in quadrant II Fig.6 RTL Schematic view of CIC Filter Fig.13 Output for input Xin=1 & Yin=1 in quadrant III Fig.14 Output for input Xin=0 & Yin=1 in quadrant III Fig.7 RTL Schematic view of FIR Filter 1737
5 Fig.15 Output for input Xin=1 & Yin=1 in quadrant III Fig.16 Output for input Xin=0 & Yin=1 in quadrant IV used in the context of digit down conversion of frequency synchronization, the additional hardware effort is partly compensated because there is no need for explicit multiplier. This is where our previously shown CORDIC sin0/cos0 functions come in X n = A n Y 0 sin(z 0 ) Fig.17 Output for input Xin=1 & Yin=0 in quadrant IV Fig.18 Output for input Xin=1 & Yin=1 in quadrant IV Fig.19 Output of CIC filter for different inputs Fig.20 Output of Low Pass Filer Fig.21 Output of CORIC-DDC Fig.22 Sine wave on CRO through FPGA Sparatn3E CORDIC-DDC:- An approach to overcome this drawback is the calculation of the corresponding sin0/cos0 values by means of CORDIC with the main advantage of using only a small look up table(~n n bit).the major drawback of CORDIC approach is increased circuit complexity. However it Y n =A n + X 0 sin(z 0 ) Where X 0 set to 0.This will allow to create a CORDIC-DDC. At each clock interval,y 0 is loaded with current samples S BP (k) of an IF input signal and 0 with the current sample ɸ(k).The latter is supplied by an overflowing phase accumulator which generates the oscillator frequency f 0.X 0 is set to zero. After n+1 iterations the CORDIC provides the samples I(k) and Q(k) of down converted in phase and quadrature-phase signal with a resolution of approximately n bits. In order to achieve this, only a very small look-up table is needed. It contain the n+2 basic rotation angles. Still the main problem of the CORDIC is that (n+1) iterations have to be performed for each signal sample requiring an internal clock rate being (n+1) times higher than sample rate of the signal. However the CORDIC can be implemented by pipelined arithecture which eliminates the n+1 factor. Thus the CORDIC-DDC becomes suitable for the high speed applications. An additional advantage of such an implementation is that there is no need for look-up table anymore, since the invariant elementary rotation angles can be hardwired to each pipeline stage. In other words a specific tan (ɸ) will always be used for each pipeline stage. V. COCLUSIO: The CORDIC algorithm is powerful and widely used tool for digital signal processing applications and can be implemented using PDPs (Programmable Digital Processor) But large amount of data processing is required because of complex computations. This affects the cost, speed and flexibility of DSP system. So the implementation of DDC (Digital Down Converter) using CORDIC algorithm on FPGA is need of day as the FPGA can give enhanced speed at low cost with lot of flexibility. This is due to the fact that hardware implementation of a lot of multipliers can be done on FPGA with are limited in case of PDPs. It can be concluded that the desiged.rtl model for CORDIC and DDC is accurate and can work for real time applications. The number resolution of frequency increases the size of the ROM/LUT for CORDIC increases exponentially. This reduces the speed of DDC and increases the size of hardware. This issue of increase in the size of ROM/LUT can be solved by using memory reduction techniques like phase truncation and quadrature symmetry of sine wave. In our design we have implemented a 12 bit DAC on SPARTA 3E board and analyze the effect of frequency using CORDIC algorithm. 1738
6 vii. FUTURE SCOPE CORDIC algorithm is implemented in large FFT instead of Booth Multipliers, OFDM system, in DCT and in DWT using Pipelined-Parallel algorithm. CORDIC-DDC is implemented in SDR (Software Defined Radio) and beam loss accounting system. REFERECES [1] J.E.Volder: The CORDIC trigonometric comp. technique.ire Trans. Elec. Comp.(1959), vol. EC- 8-3, pp [2] Ray Andraka: A survey of CORDIC algorithms for FPGAs.Proceedings of the 1998 ACM/SIGDA 6th international symposium on FPGAs, Monterey, CA (1998), pp [3] GC4016 Multistandard Quad DDC Chip Data Sheet, Rev August 2001, Texas Instruments. (Formerly Graychip Inc.). Document: slws133a.pdf. [4] Tjerk Bijlsma, Pascal T. Wolkotte, Gerard J.M. Smit An Optimal Architecture for a DDC 2006 IEEE. [5] Stephen Creaney and Igor Kostarnov Designing Efficient Digital Up and Down Converters for Wide band Systems. XAPP1113 (v1.0) ovember 21, [6] T.Hollis / R.Weir, Theory of Digital Down Conversion, Hunt Engineering, 2003.Rev 1.2. [7] Xilinx DDS Compiler v2.1, Product specification DS5558 March 21,2008. [8] E. B.Hogenauer. An economical class of digital filters for decimation and interpolation. IEEE Transactions on Acoustics, Speech and Signal Processing, ASSP-29(2):155{162, [9] Alan Y. Kwentus, hongnong Jiang, and Alan. Willson. Application of Filter Sharpening to Cascaded Integrator-Comb Decimation Filters. IEEE Transactions on Signal Processing, Vol. 45, o. 2, February [10] Altera s application note 455 April 2007, Understanding CIC compensation filter ver [11] Alan V. Oppenheim and Ronald W. Schafer. Discrete-Time Signal Processing. Prentice-Hall Signal Processing Series. Prentice-Hall, Englewood Cliffs, [12] IEEE Transactions on Acoustics, Speech and Signal Processing,Vol. ASSP-23, no. 5, October 1975 Optimum FIR Digital Filter Implementations for Decimation, Interpolation, and arrow-band Filtering. [13] R. R. Shively, On multistage FIR filters with decimation, IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-23, pp , Aug [14] Advanced Digital Design with Verilog HDL PHI Learing Private Limited 3 rd edition, [15] Field programmable gate array, S. Brown, R.J.Francis, J.Rose,.G.Vranesic, 2007, BSP. 1739
VLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationChannelization and Frequency Tuning using FPGA for UMTS Baseband Application
Channelization and Frequency Tuning using FPGA for UMTS Baseband Application Prof. Mahesh M.Gadag Communication Engineering, S. D. M. College of Engineering & Technology, Dharwad, Karnataka, India Mr.
More informationCHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR
95 CHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR 4. 1 INTRODUCTION Several mobile communication standards are currently in service in various parts
More informationKeywords: CIC Filter, Field Programmable Gate Array (FPGA), Decimator, Interpolator, Modelsim and Chipscope.
www.semargroup.org, www.ijsetr.com ISSN 2319-8885 Vol.03,Issue.25 September-2014, Pages:5002-5008 VHDL Implementation of Optimized Cascaded Integrator Comb (CIC) Filters for Ultra High Speed Wideband Rate
More informationImplementing DDC with the HERON-FPGA Family
HUNT ENGINEERING Chestnut Court, Burton Row, Brent Knoll, Somerset, TA9 4BP, UK Tel: (+44) (0)1278 760188, Fax: (+44) (0)1278 760199, Email: sales@hunteng.demon.co.uk URL: http://www.hunteng.co.uk Implementing
More informationOn-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications
On-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications Rozita Teymourzadeh & Prof. Dr. Masuri Othman VLSI Design Centre BlokInovasi2, Fakulti Kejuruteraan, University Kebangsaan
More informationHigh speed all digital phase locked loop (DPLL) using pipelined carrier synthesis techniques
High speed all digital phase locked loop (DPLL) using pipelined carrier synthesis techniques T.Kranthi Kiran, Dr.PS.Sarma Abstract DPLLs are used widely in communications systems like radio, telecommunications,
More informationImplementation of CIC filter for DUC/DDC
Implementation of CIC filter for DUC/DDC R Vaishnavi #1, V Elamaran #2 #1 Department of Electronics and Communication Engineering School of EEE, SASTRA University Thanjavur, India rvaishnavi26@gmail.com
More informationThe Loss of Down Converter for Digital Radar receiver
The Loss of Down Converter for Digital Radar receiver YOUN-HUI JANG 1, HYUN-IK SHIN 2, BUM-SUK LEE 3, JEONG-HWAN KIM 4, WHAN-WOO KIM 5 1-4: Agency for Defense Development, Yuseong P.O. Box 35, Daejeon,
More informationVLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications
UCSI University From the SelectedWorks of Dr. oita Teymouradeh, CEng. 26 VLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/3/
More informationDesign of NCO by Using CORDIC Algorithm in ASIC-FPGA Technology
Advance in Electronic and Electric Engineering. ISSN 2231-1297, Volume 3, Number 9 (2013), pp. 1109-1114 Research India Publications http://www.ripublication.com/aeee.htm Design of NCO by Using CORDIC
More informationDesign of Adjustable Reconfigurable Wireless Single Core
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735. Volume 6, Issue 2 (May. - Jun. 2013), PP 51-55 Design of Adjustable Reconfigurable Wireless Single
More informationSine and Cosine Compensators for CIC Filter Suitable for Software Defined Radio
Indian Journal of Science and Technology, Vol 9(44), DOI: 10.17485/ijst/2016/v9i44/99513, November 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Sine and Cosine Compensators for CIC Filter Suitable
More informationDigital Signal Processing Techniques
Digital Signal Processing Techniques Dmitry Teytelman Dimtel, Inc., San Jose, CA, 95124, USA June 17, 2009 Outline 1 Introduction 2 Signal synthesis Arbitrary Waveform Generation CORDIC Direct Digital
More informationDesign of an Embedded System for Early Detection of Earthquake
1 Design of an Embedded System for Early Detection of Earthquake Rakesh Tirupathi, Department of ECE, KL University, Green fields, Guntur, Andhra Pradesh, India ABSTRACT This paper presents an efficient
More informationRotation of Coordinates With Given Angle And To Calculate Sine/Cosine Using Cordic Algorithm
Rotation of Coordinates With Given Angle And To Calculate Sine/Cosine Using Cordic Algorithm A. Ramya Bharathi, M.Tech Student, GITAM University Hyderabad ABSTRACT This year, 2015 make CORDIC (COordinate
More informationAn Optimized Direct Digital Frequency. Synthesizer (DDFS)
Contemporary Engineering Sciences, Vol. 7, 2014, no. 9, 427-433 HIKARI Ltd, www.m-hikari.com http://dx.doi.org/10.12988/ces.2014.4326 An Optimized Direct Digital Frequency Synthesizer (DDFS) B. Prakash
More informationAn Overview of the Decimation process and its VLSI implementation
MPRA Munich Personal RePEc Archive An Overview of the Decimation process and its VLSI implementation Rozita Teymourzadeh and Masuri Othman UKM University 1. February 2006 Online at http://mpra.ub.uni-muenchen.de/41945/
More informationDECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE
DECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE Abstract The demand for new telecommunication services requiring higher capacities, data rates and different operating modes have
More informationDIRECT DIGITAL SYNTHESIS BASED CORDIC ALGORITHM: A NOVEL APPROACH TOWARDS DIGITAL MODULATIONS
DIRECT DIGITAL SYNTHESIS BASED CORDIC ALGORITHM: A NOVEL APPROACH TOWARDS DIGITAL MODULATIONS Prajakta J. Katkar 1, Yogesh S. Angal 2 1 PG student with Department of Electronics and telecommunication,
More informationCORDIC Based Digital Modulator Systems
ISSN (Online) : 239-8753 ISSN (Print) : 2347-67 An ISO 3297: 27 Certified Organization Volume 3, Special Issue 5, July 24 Technology [IC - IASET 24] Toc H Institute of Science & Technology, Arakunnam,
More informationPLC2 FPGA Days Software Defined Radio
PLC2 FPGA Days 2011 - Software Defined Radio 17 May 2011 Welcome to this presentation of Software Defined Radio as seen from the FPGA engineer s perspective! As FPGA designers, we find SDR a very exciting
More informationMethod We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students
Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students FIG-2 Winter/Summer Training Level 1 (Basic & Mandatory) & Level 1.1 continues. Winter/Summer Training
More informationA PROTOTYPING OF SOFTWARE DEFINED RADIO USING QPSK MODULATION
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the International Conference on Emerging Trends in Engineering and Management (ICETEM14) ISSN 0976
More informationATA Memo No. 40 Processing Architectures For Complex Gain Tracking. Larry R. D Addario 2001 October 25
ATA Memo No. 40 Processing Architectures For Complex Gain Tracking Larry R. D Addario 2001 October 25 1. Introduction In the baseline design of the IF Processor [1], each beam is provided with separate
More informationECE 6560 Multirate Signal Processing Chapter 11
ultirate Signal Processing Chapter Dr. Bradley J. Bauin Western ichigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 903 W. ichigan Ave. Kalamaoo
More informationPerformance Analysis of FIR Digital Filter Design Technique and Implementation
Performance Analysis of FIR Digital Filter Design Technique and Implementation. ohd. Sayeeduddin Habeeb and Zeeshan Ahmad Department of Electrical Engineering, King Khalid University, Abha, Kingdom of
More informationThe Digital Front-End Bridge Between RFand Baseband-Processing
The Digital Front-End Bridge Between RFand Baseband-Processing Tim Hentschel and Gerhard Fettweis - Dresden University of Technology - 1 Introduction 1.1 The front-end of a digital transceiver The first
More informationStratix II DSP Performance
White Paper Introduction Stratix II devices offer several digital signal processing (DSP) features that provide exceptional performance for DSP applications. These features include DSP blocks, TriMatrix
More informationDigital Self Excited Loop Implementation and Experience. Trent Allison Curt Hovater John Musson Tomasz Plawski
Digital Self Excited Loop Implementation and Experience Trent Allison Curt Hovater John Musson Tomasz Plawski Overview Why Self Excited Loop? Algorithm Building Blocks Hardware and Sampling Digital Signal
More informationDigital Beamforming Using Quadrature Modulation Algorithm
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 4, Issue 5 (October 2012), PP. 71-76 Digital Beamforming Using Quadrature Modulation
More informationDigital Down Converter Demo/Framework for HERON modules with FPGA Rev 1.2 T.Hollis 11/05/05
HUNT ENGINEERING Chestnut Court, Burton Row, Brent Knoll, Somerset, TA9 4BP, UK Tel: (+44) (0)1278 760188, Fax: (+44) (0)1278 760199, Email: sales@hunteng.co.uk http://www.hunteng.co.uk http://www.hunt-dsp.com
More informationDigital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski
Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski Introduction: The CEBAF upgrade Low Level Radio Frequency (LLRF) control
More informationDesign Of Multirate Linear Phase Decimation Filters For Oversampling Adcs
Design Of Multirate Linear Phase Decimation Filters For Oversampling Adcs Phanendrababu H, ArvindChoubey Abstract:This brief presents the design of a audio pass band decimation filter for Delta-Sigma analog-to-digital
More informationFPGA Based 70MHz Digital Receiver for RADAR Applications
Technology Volume 1, Issue 1, July-September, 2013, pp. 01-07, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 FPGA Based 70MHz Digital Receiver for RADAR Applications ABSTRACT Dr. M. Kamaraju
More informationExploring Decimation Filters
Exploring By Arash Loloee, Ph.D. An overview of decimation filters, along with their operation and requirements. Introduction Delta-sigma analog-to-digital converters (ADCs) are among the most popular
More informationTHE FPGA AS A FLEXIBLE AND LOW-COST DIGITAL SOLUTION FOR WIRELESS BASE STATIONS
THE FPGA AS A FLEXIBLE AND LOW-COST DIGITAL SOLUTION FOR WIRELESS BASE STATIONS March 2007 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com
More informationPart One. Efficient Digital Filters COPYRIGHTED MATERIAL
Part One Efficient Digital Filters COPYRIGHTED MATERIAL Chapter 1 Lost Knowledge Refound: Sharpened FIR Filters Matthew Donadio Night Kitchen Interactive What would you do in the following situation?
More informationImplementation of FPGA based Design for Digital Signal Processing
e-issn 2455 1392 Volume 2 Issue 8, August 2016 pp. 150 156 Scientific Journal Impact Factor : 3.468 http://www.ijcter.com Implementation of FPGA based Design for Digital Signal Processing Neeraj Soni 1,
More informationContinuously Variable Bandwidth Sharp FIR Filters with Low Complexity
Journal of Signal and Information Processing, 2012, 3, 308-315 http://dx.doi.org/10.4236/sip.2012.33040 Published Online August 2012 (http://www.scirp.org/ournal/sip) Continuously Variable Bandwidth Sharp
More informationDATA INTEGRATION MULTICARRIER REFLECTOMETRY SENSORS
Report for ECE 4910 Senior Project Design DATA INTEGRATION IN MULTICARRIER REFLECTOMETRY SENSORS Prepared by Afshin Edrissi Date: Apr 7, 2006 1-1 ABSTRACT Afshin Edrissi (Cynthia Furse), Department of
More informationCORDIC Algorithm Implementation in FPGA for Computation of Sine & Cosine Signals
International Journal of Scientific & Engineering Research, Volume 2, Issue 12, December-2011 1 CORDIC Algorithm Implementation in FPGA for Computation of Sine & Cosine Signals Hunny Pahuja, Lavish Kansal,
More informationSoftware Design of Digital Receiver using FPGA
Software Design of Digital Receiver using FPGA G.C.Kudale 1, Dr.B.G.Patil 2, K. Aurobindo 3 1PG Student, Department of Electronics Engineering, Walchand College of Engineering, Sangli, Maharashtra, 2Associate
More informationDIGITAL HILBERT TRANSFORMERS FOR FPGA-BASED PHASE-LOCKED LOOPS. Martin Kumm, M. Shahab Sanjari
DIGITAL HILBERT TRANSFORMERS FOR FPGA-BASED PHASE-LOCKED LOOPS Martin Kumm, M. Shahab Sanjari Gesellschaft für Schwerionenforschung (GSI) 64291 Darmstadt email: m.kumm@gsi.de, s.sanjari@gsi.de ABSTRACT
More informationPresentation Outline. Advisors: Dr. In Soo Ahn Dr. Thomas L. Stewart. Team Members: Luke Vercimak Karl Weyeneth. Karl. Luke
Bradley University Department of Electrical and Computer Engineering Senior Capstone Project Presentation May 2nd, 2006 Team Members: Luke Vercimak Karl Weyeneth Advisors: Dr. In Soo Ahn Dr. Thomas L.
More informationInterpolation Filters for the GNURadio+USRP2 Platform
Interpolation Filters for the GNURadio+USRP2 Platform Project Report for the Course 442.087 Seminar/Projekt Signal Processing 0173820 Hermann Kureck 1 Executive Summary The USRP2 platform is a typical
More informationHigh Speed & High Frequency based Digital Up/Down Converter for WCDMA System
High Speed & High Frequency based Digital Up/Down Converter for WCDMA System Arun Raj S.R Department of Electronics & Communication Engineering University B.D.T College of Engineering Davangere-Karnataka,
More informationAppendix B. Design Implementation Description For The Digital Frequency Demodulator
Appendix B Design Implementation Description For The Digital Frequency Demodulator The DFD design implementation is divided into four sections: 1. Analog front end to signal condition and digitize the
More informationThe Application of System Generator in Digital Quadrature Direct Up-Conversion
Communications in Information Science and Management Engineering Apr. 2013, Vol. 3 Iss. 4, PP. 192-19 The Application of System Generator in Digital Quadrature Direct Up-Conversion Zhi Chai 1, Jun Shen
More informationEvaluation of CORDIC Algorithm for the processing of sine and cosine functions
International Journal of Business and Management Invention ISSN (Online): 2319 8028, ISSN (Print): 2319 801X Volume 6 Issue 3 March. 2017 PP 50-54 Evaluation of CORDIC Algorithm for the processing of sine
More informationUnderstanding Digital Signal Processing
Understanding Digital Signal Processing Richard G. Lyons PRENTICE HALL PTR PRENTICE HALL Professional Technical Reference Upper Saddle River, New Jersey 07458 www.photr,com Contents Preface xi 1 DISCRETE
More informationQAM Receiver Reference Design V 1.0
QAM Receiver Reference Design V 10 Copyright 2011 2012 Xilinx Xilinx Revision date ver author note 9-28-2012 01 Alex Paek, Jim Wu Page 2 Overview The goals of this QAM receiver reference design are: Easily
More informationFPGA Based Hardware Efficient Digital Decimation Filter for - ADC
International Journal of Soft Computing and Engineering (IJSCE) FPGA Based Hardware Efficient Digital Decimation Filter for - ADC Subir Kr. Maity, Himadri Sekhar Das Abstract This paper focuses on the
More informationDesign of Cost Effective Custom Filter
International Journal of Engineering Research and Development e-issn : 2278-067X, p-issn : 2278-800X, www.ijerd.com Volume 2, Issue 6 (August 2012), PP. 78-84 Design of Cost Effective Custom Filter Ankita
More informationAnalysis and Implementation of a Digital Converter for a WiMAX System
Analysis and Implementation of a Digital Converter for a WiMAX System Sherin A Thomas School of Engineering and Technology Pondicherry University Puducherry-605 014, India sherinthomas1508 @gmail.com K.
More informationCHAPTER 4 DDS USING HWP CORDIC ALGORITHM
90 CHAPTER 4 DDS USING HWP CORDIC ALGORITHM 4.1 INTRODUCTION Conventional DDFS implementations have disadvantages in area and power (Song and Kim 2004b). The conventional implementation of DDS is a brute-force
More informationDesign & Implementation of DDFS Using VLSI Technology
Design & Implementation of DDFS Using VLSI Technology V.Ashok Kumar Head of the Department, Abstract CORDIC algorithms have long been used in digital signal processing for calculating trigonometric, hyperbolic,
More informationReal-Time Digital Down-Conversion with Equalization
Real-Time Digital Down-Conversion with Equalization February 20, 2019 By Alexander Taratorin, Anatoli Stein, Valeriy Serebryanskiy and Lauri Viitas DOWN CONVERSION PRINCIPLE Down conversion is basic operation
More informationKeyword ( FIR filter, program counter, memory controller, memory modules SRAM & ROM, multiplier, accumulator and stack pointer )
Volume 4, Issue 3, March 2014 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Simulation and
More informationDesign and Implementation of Software Defined Radio Using Xilinx System Generator
International Journal of Scientific and Research Publications, Volume 2, Issue 12, December 2012 1 Design and Implementation of Software Defined Radio Using Xilinx System Generator Rini Supriya.L *, Mr.Senthil
More informationDesign of Digital FIR Filter using Modified MAC Unit
Design of Digital FIR Filter using Modified MAC Unit M.Sathya 1, S. Jacily Jemila 2, S.Chitra 3 1, 2, 3 Assistant Professor, Department Of ECE, Prince Dr K Vasudevan College Of Engineering And Technology
More informationArea & Speed Efficient CIC Interpolator for Wireless Communination Application
Area & Speed Efficient CIC Interpolator for Wireless Communination Application Hansa Rani Gupta #1, Rajesh Mehra *2 National Institute of Technical Teachers Training & Research Chandigarh, India Abstract-
More informationIMPLEMENTATION OF 64-POINT FFT/IFFT BY USING RADIX-8 ALGORITHM
Int. J. Elec&Electr.Eng&Telecoms. 2013 K Venkata Subba Reddy and K Bala, 2013 Research Paper ISSN 2319 2518 www.ijeetc.com Vol. 2, No. 4, October 2013 2013 IJEETC. All Rights Reserved IMPLEMENTATION OF
More informationPerformance Analysis of FIR Filter Design Using Reconfigurable Mac Unit
Volume 4 Issue 4 December 2016 ISSN: 2320-9984 (Online) International Journal of Modern Engineering & Management Research Website: www.ijmemr.org Performance Analysis of FIR Filter Design Using Reconfigurable
More informationDIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS
DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS Item Type text; Proceedings Authors Hicks, William T. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings
More informationApplication of Hardware Efficient CIC Compensation Filter in Narrow Band Filtering
Application of Hardware Efficient CIC Compensation Filter in Narrow Band Filtering Vishal Awasthi, Krishna Raj Abstract In many communication and signal processing systems, it is highly desirable to implement
More informationIJSRD - International Journal for Scientific Research & Development Vol. 5, Issue 06, 2017 ISSN (online):
IJSRD - International Journal for Scientific Research & Development Vol. 5, Issue 06, 2017 ISSN (online): 2321-0613 Realization of Variable Digital Filter for Software Defined Radio Channelizers Geeta
More informationMohd Ahmer, Mohammad Haris Bin Anwar and Amsal Subhan ijesird, Vol. I (XI) May 2015/422
Implementation of CORDIC on FPGA using VHDL to compare word serial & pipelined architecture. Mohd Ahmer 1, Mohammad Haris Bin Anwar 2, Amsal Subhan 3 Lecturer 1, Lecturer 2 M.Tech. Student 3 Department
More informationMerging Propagation Physics, Theory and Hardware in Wireless. Ada Poon
HKUST January 3, 2007 Merging Propagation Physics, Theory and Hardware in Wireless Ada Poon University of Illinois at Urbana-Champaign Outline Multiple-antenna (MIMO) channels Human body wireless channels
More informationImplementation of Adaptive Digital Beamforming using Cordic
Implementation of Adaptive Digital Beamforming using Cordic AZRA JEELANI Associate Professor, M S Engineering College, Bangalore, Karnataka, India azrajeelani@gmail.com Dr. VEENA.M.B Associate Professor,
More informationPre-distortion. General Principles & Implementation in Xilinx FPGAs
Pre-distortion General Principles & Implementation in Xilinx FPGAs Issues in Transmitter Design 3G systems place much greater requirements on linearity and efficiency of RF transmission stage Linearity
More informationDSP Based Corrections of Analog Components in Digital Receivers
fred harris DSP Based Corrections of Analog Components in Digital Receivers IEEE Communications, Signal Processing, and Vehicular Technology Chapters Coastal Los Angeles Section 24-April 2008 It s all
More informationA Survey on Power Reduction Techniques in FIR Filter
A Survey on Power Reduction Techniques in FIR Filter 1 Pooja Madhumatke, 2 Shubhangi Borkar, 3 Dinesh Katole 1, 2 Department of Computer Science & Engineering, RTMNU, Nagpur Institute of Technology Nagpur,
More informationA GENERAL SYSTEM DESIGN & IMPLEMENTATION OF SOFTWARE DEFINED RADIO SYSTEM
A GENERAL SYSTEM DESIGN & IMPLEMENTATION OF SOFTWARE DEFINED RADIO SYSTEM 1 J. H.VARDE, 2 N.B.GOHIL, 3 J.H.SHAH 1 Electronics & Communication Department, Gujarat Technological University, Ahmadabad, India
More informationOptimal Design RRC Pulse Shape Polyphase FIR Decimation Filter for Multi-Standard Wireless Transceivers
Optimal Design RRC Pulse Shape Polyphase FIR Decimation Filter for ulti-standard Wireless Transceivers ANDEEP SINGH SAINI 1, RAJIV KUAR 2 1.Tech (E.C.E), Guru Nanak Dev Engineering College, Ludhiana, P.
More informationLecture 3 Review of Signals and Systems: Part 2. EE4900/EE6720 Digital Communications
EE4900/EE6720: Digital Communications 1 Lecture 3 Review of Signals and Systems: Part 2 Block Diagrams of Communication System Digital Communication System 2 Informatio n (sound, video, text, data, ) Transducer
More informationDesign and Analysis of RNS Based FIR Filter Using Verilog Language
International Journal of Computational Engineering & Management, Vol. 16 Issue 6, November 2013 www..org 61 Design and Analysis of RNS Based FIR Filter Using Verilog Language P. Samundiswary 1, S. Kalpana
More informationAdvanced Digital Signal Processing Part 5: Digital Filters
Advanced Digital Signal Processing Part 5: Digital Filters Gerhard Schmidt Christian-Albrechts-Universität zu Kiel Faculty of Engineering Institute of Electrical and Information Engineering Digital Signal
More informationImplementation of Decimation Filter for Hearing Aid Application
Implementation of Decimation Filter for Hearing Aid Application Prof. Suraj R. Gaikwad, Er. Shruti S. Kshirsagar and Dr. Sagar R. Gaikwad Electronics Engineering Department, D.M.I.E.T.R. Wardha email:
More informationInnovative Approach Architecture Designed For Realizing Fixed Point Least Mean Square Adaptive Filter with Less Adaptation Delay
Innovative Approach Architecture Designed For Realizing Fixed Point Least Mean Square Adaptive Filter with Less Adaptation Delay D.Durgaprasad Department of ECE, Swarnandhra College of Engineering & Technology,
More informationFIR window method: A comparative Analysis
IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735.Volume 1, Issue 4, Ver. III (Jul - Aug.215), PP 15-2 www.iosrjournals.org FIR window method: A
More informationVLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K.
VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K. Sasikala 2 1 Professor, Department of Electronics and Communication
More informationTHIS work focus on a sector of the hardware to be used
DISSERTATION ON ELECTRICAL AND COMPUTER ENGINEERING 1 Development of a Transponder for the ISTNanoSAT (November 2015) Luís Oliveira luisdeoliveira@tecnico.ulisboa.pt Instituto Superior Técnico Abstract
More informationOn the Most Efficient M-Path Recursive Filter Structures and User Friendly Algorithms To Compute Their Coefficients
On the ost Efficient -Path Recursive Filter Structures and User Friendly Algorithms To Compute Their Coefficients Kartik Nagappa Qualcomm kartikn@qualcomm.com ABSTRACT The standard design procedure for
More informationDIRECT UP-CONVERSION USING AN FPGA-BASED POLYPHASE MODEM
DIRECT UP-CONVERSION USING AN FPGA-BASED POLYPHASE MODEM Rob Pelt Altera Corporation 101 Innovation Drive San Jose, California, USA 95134 rpelt@altera.com 1. ABSTRACT Performance requirements for broadband
More informationSignal Processing Techniques for Software Radio
Signal Processing Techniques for Software Radio Behrouz Farhang-Boroujeny Department of Electrical and Computer Engineering University of Utah c 2007, Behrouz Farhang-Boroujeny, ECE Department, University
More informationRapid Design of FIR Filters in the SDR- 500 Software Defined Radio Evaluation System using the ASN Filter Designer
Rapid Design of FIR Filters in the SDR- 500 Software Defined Radio Evaluation System using the ASN Filter Designer Application note (ASN-AN026) October 2017 (Rev B) SYNOPSIS SDR (Software Defined Radio)
More informationSIMULATION AND IMPLEMENTATION OF LOW POWER QPSK ON FPGA Tushar V. Kafare*1 *1( E&TC department, GHRCEM Pune, India.)
www.ardigitech.inissn 2320-883X, VOLUME 1 ISSUE 4, 01/10/2013 SIMULATION AND IMPLEMENTATION OF LOW POWER QPSK ON FPGA Tushar V. Kafare*1 *1( E&TC department, GHRCEM Pune, India.) tusharkafare31@gmail.com*1
More informationTwo-Dimensional Wavelets with Complementary Filter Banks
Tendências em Matemática Aplicada e Computacional, 1, No. 1 (2000), 1-8. Sociedade Brasileira de Matemática Aplicada e Computacional. Two-Dimensional Wavelets with Complementary Filter Banks M.G. ALMEIDA
More informationImplementation of the CORDIC Algorithm in a Digital Down-Converter
Implementation of the CORDIC Algorithm in a Digital Down-Converter Chris K Cockrum Email: ckc@cockrum.net Fall 2008 Abstract This paper shows that the CORDIC (COordinate Rotation by DIgital Computer) algorithm
More informationA LOW-COST SOFTWARE-DEFINED TELEMETRY RECEIVER
A LOW-COST SOFTWARE-DEFINED TELEMETRY RECEIVER Michael Don U.S. Army Research Laboratory Aberdeen Proving Grounds, MD ABSTRACT The Army Research Laboratories has developed a PCM/FM telemetry receiver using
More informationDSP Design Lecture 1. Introduction and DSP Basics. Fredrik Edman, PhD
DSP Design Lecture 1 Introduction and DSP Basics Fredrik Edman, PhD fredrik.edman@eit.lth.se Lecturers Fredrik Edman (course responsible) Mail: fredrik.edman@eit.lth.se Room E:2538 Mojtaba Mahdavi (exercises
More informationHigh speed FPGA based scalable parallel demodulator design
High speed FPGA based scalable parallel demodulator design Master s Thesis by H.M. (Mark) Beekhof Committee: prof.dr.ir. M.J.G. Bekooij (CAES) dr.ir. A.B.J. Kokkeler (CAES) ir. J. Scholten (PS) G. Kuiper,
More informationDigital Signal Processing
Digital Signal Processing Fourth Edition John G. Proakis Department of Electrical and Computer Engineering Northeastern University Boston, Massachusetts Dimitris G. Manolakis MIT Lincoln Laboratory Lexington,
More informationAn Efficient Design of Parallel Pipelined FFT Architecture
www.ijecs.in International Journal Of Engineering And Computer Science ISSN:2319-7242 Volume 3, Issue 10 October, 2014 Page No. 8926-8931 An Efficient Design of Parallel Pipelined FFT Architecture Serin
More informationEECS 452 Midterm Closed book part Winter 2013
EECS 452 Midterm Closed book part Winter 2013 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Closed book
More informationDSP Laboratory (EELE 4110) Lab#10 Finite Impulse Response (FIR) Filters
Islamic University of Gaza OBJECTIVES: Faculty of Engineering Electrical Engineering Department Spring-2011 DSP Laboratory (EELE 4110) Lab#10 Finite Impulse Response (FIR) Filters To demonstrate the concept
More informationOptimized FIR filter design using Truncated Multiplier Technique
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Optimized FIR filter design using Truncated Multiplier Technique V. Bindhya 1, R. Guru Deepthi 2, S. Tamilselvi 3, Dr. C. N. Marimuthu
More informationCHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR
22 CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR 2.1 INTRODUCTION A CI is a device that can provide a sense of sound to people who are deaf or profoundly hearing-impaired. Filters
More informationJDT LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER
JDT-003-2013 LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER 1 Geetha.R, II M Tech, 2 Mrs.P.Thamarai, 3 Dr.T.V.Kirankumar 1 Dept of ECE, Bharath Institute of Science and Technology
More information