The Loss of Down Converter for Digital Radar receiver
|
|
- Francine Wilson
- 5 years ago
- Views:
Transcription
1 The Loss of Down Converter for Digital Radar receiver YOUN-HUI JANG 1, HYUN-IK SHIN 2, BUM-SUK LEE 3, JEONG-HWAN KIM 4, WHAN-WOO KIM 5 1-4: Agency for Defense Development, Yuseong P.O. Box 35, Daejeon, KOREA 5: Division of E & CE, Chungnam National University, Daejeon, KOREA Abstract - With the development of digital processing technology, digital receivers have wide applications in radar systems as well as wireless communications systems. In the digital receivers with intermediate frequency (IF) sampling technique, the analog-to-digital converter (ADC) directly converts IF signal into digital format prior to detection. And the digital signal processor (DSP) using Hilbert transform or the digital down converter (DDC) using the direct digital synthesizer extracts in-phase (I) and quadrature (Q) components from the digital data. In this paper, a digital radar receiver with GC4016 DDC chip is presented. We propose the operating modes and design parameters of the DDC satisfying system requirements and analyze the DDC loss. Key-Words: - radar, digital radar receiver, digital processing, digital down converter (DDC), GC4016, operating mode, design parameter, DDC loss, 1 Introduction The conventional radar receiver is composed of the analog components. Only after signal detection, the detected base-band signal is converted into digital format by ADCs. But the analog components have the common disadvantages of temperature sensitivity, drifts in component values and mismatch between I and Q components, and they restrict the performance of radar systems [1]. Compared with the analog radar receivers, digital radar receivers have two significant advantages as follows: 1) Because digital radar receivers use DDS as local oscillator (LO), they have the characteristics of fast switching, excellent phase noise and extraordinary flexibility [1]. 2) Digital radar receivers, which use IF sampling technique, convert the IF signal into digital format prior to detection. DSP or DDC computes I and Q components of the IF signal in digital domain. Therefore, the increased stability over temperature and time completely eliminates problem due to analog circuits [1,2]. In this paper, we design the digital radar receiver which uses GC4016 DDC chip to compute I and Q components of the IF signal. We propose the Operating modes and design parameters of the DDC satisfying system requirements and finally analyze the system loss due to the DDC. 2 Design of digital radar receiver As shown in Figure 1, digital radar receiver converts the IF signal into digital format prior to the detection. DSP or DDC is used to extract baseband I and Q components from the digital data. The digital radar receiver designed in this paper uses a GC4016 DDC chip as the DDS. Fig. 1 Digital radar receiver. T able 1 shows the radar parameters related with design o f the digital radar receiver. IF frequency is 60MHz, the waveform is linear frequency modulation (LFM) of 140 ISSN:
2 ba ndwidth 2.5MHz, ADC sampling frequency is 48MHz and the rate of the base-band I and Q co mponents is respectively 4MHz. From these pa rameters, decimation factor of the DDC should be 12. Table 1 Radar parameters related with DDC. Parameters Value (MHz) IF frequency 60 Bandwidth * 2.5 ADC sampling frequency 48 I & Q sampling frequency 4 * Waveform = LFM 2.1. GC4016 DDC [3] The GC4016 DDC chip contains four identical downconversion circuits A, B, C and D. Each down co nverter accepts a real sample rate up to 100MHz. F igure 2 shows the block diagram of the single ch annel. Each channel down converts a selected carrier fr equency to zero, decimates the signal rate by a pr ogrammable factor raging from 32 to 16,384 and th en re-samples the channel to adjust the sample rate up or down by an arbitrary factor. P FIR filter have decimation factor of 2. These filters are used to compensate for the droop in the pass-band o f the CIC filter and minimize folding of frequency sp ectrum due to decimation. Especially, split I/Q mode or wideband down-convert mode is applicable to widening bandwidth of the output signal Split I/Q mode Two channels work together in the split I/Q mode to double the output bandwidth of the down converter. As shown in Figure 2, single channel can process two co mponents. In the split I/Q mode, the real half of the co mplex output data is processed in one channel and th e imaginary half in the other. Therefore, the CIC has a minimum decimation 4 instead of 8 and a maximum d ecimation 2,048 instead of 4,096 in this mode. Typically the chip is configured in the split I/Q mode so that channels A and B are combined as one down converter and C and D are combined as the other Wideband down-convert mode It is possible by combining all four channels in the wideband down-convert mode to maximize the output bandwidth. This mode uses the chip in the split I/Q mode described in previous section. The delay of one input sample into PFIR filter will offset the decimation by two so that the channel A and B outputs are the real an d imaginary parts of the even time samples and the C and D outputs are the real and imaginary parts of the o dd time samples. In this mode, the channel A and B outputs should be delayed by one sample. Fig. 2 The down converter channel. As shown in Figure 2, each down-converter con tains a numerically controlled oscillator (NCO) and a mixer to down convert the signal to base-band, fo llowed by a 5-stage cascade integrate comb (CIC) fi lter, a coarse finite impulse response (CFIR) filter of 21 -tap and a precise FIR (PFIR) filter of 63-tap. The C IC filter reduces the sample rate by a programmable fa ctor ranging from 8 to 4,096. The CFIR filter and 2.2. GC4016 DDC operating mode and design values. In this design, the wideband down-convert mode is used to extract I and Q components of 2.5MHz from the IF signal of 60MHz using sampling frequency of 48MHz. The channel A outputs are the I components of the even time samples, the channel B outputs are the Q co mponents of the even time samples, the channel C outputs are the I components of the odd time samples an d the channel D outputs are the Q components of the o dd time samples and then the PFIR filter effectively d oes not decimate the signal. Because decimation fa ctor of the CFIR filter is 2, the CIC filter should h ave the decimation factor of 6. Therefore, the total 141 ISSN:
3 de cimation factor is 12 and the sampling rate of I and Q components becomes 4MHz respectively. In ad dition, the channels A and C should have a zero degree phase shift and the channels B and D should have a +90 degree phase shift. If an ADC samples the signal, which has carrier fr equency of 60MHz, at 48MHz, the frequency spectrum is represented as Figure 3. In order to extract th e base-band components, the spectrum located at 12MHz should be down converted to zero. Therefore, the tuning frequency of the NCO must be 12MHz. Fig. 4 Structure of the CIC filter for GC4016. Fig. 5 Frequency response the CIC filter for R=6. Fig. 3 Frequency spectrum at ADC outputs. 3 The Filter Characteristics and Loss Figure 4 shows the basic structure of the CIC decimation filter used in GC4016 DDC and its stage is five. As shown in Figure 4, the integrator section of the CIC filter consists of 5 ideal digital integrator stages operating at the high sampling f s and its comb section consists of 5 ideal digital comb stages operating at the low sampling rate f s / R where R is the integer decimation factor. The system function for the CIC filter having configuration of Figure 5 referenced to the high sampling rate is 5 R 5 1 (1 ) ( ) = = R z k H z z 1 5 (1 z ) k = 0. (1) F igure 5 shows the frequency response of the CIC decimation filter for R=6 [4,5]. The CFIR filter in this paper uses one of the coefficient sets for the wideband down-convert mode, which are listed in Reference 3. The coefficient set of the filter is shown in Table 2. Figure 6 shows frequency response of the CFIR filter and its cutoff frequency is about 2.5MHz. Though the bandwidth of the base-band signal is assumed as 1.4MHz considering Doppler shift, overlapping of direct and complex conjugate parts of the signal spectrum in the useful frequency is not appeared. Table 2 Coefficient values of CFIR filter. Tap number Coefficient values h(1)=h(21) 47 h(2)=h(20) -102 h(3)=h(19) -1,184 h(4)=h(18) -1,247 h(5)=h(17) 1,487 h(6)=h(16) 3,243 h(7)=h(15) -1,798 h(8)=h(14) -7,760 h(9)=h(13) 15 h(10)=h(12) 20, ISSN:
4 h(11) 32,767 If all filters of DDC have ideal characteristics, magnitude of the complex components at DDC output becomes rectangular waveform when pulsed signal is injected at DDC input. But, in case of using real filters, magnitude of the complex components is distorted. Figure 7 shows magnitude of the base-band signal at GC4016 DDC output, when filters, which have frequency character istics of Figure 5 and Figure 6, are applied to GC4016 DDC. LFM waveform of 2.5MHz bandwidth is used, it has 10us pulse width and range straddling is not occurred. Magnitude distortion of the complex components depends on the filters used in the DDC. This distortion is the same effect that a window function is applied to the input signal of pulse compressor shown in Figure 1. Applied weighting function, processing gain (PG), which is defined as the ratio of output signal-to-noise ratio to input signal-to-noise ratio, is given by w( nt) S o / No n PG = = Si / N 2 i w ( nt) n. (2) In the Equation (2), w(nt ) is weighting function [6]. Finally, because weighting function loss is defined as the decrease of PG due to applying weighting fu nction, DDC loss can be computed as the decrease of P G due to distortion of the magnitude at DDC output. F igure 8 shows DDC loss of the digital radar receiver d esigned in this paper. The loss is smaller than 0.1dB and decreases as pulse-width increases. 2 Fig. 6 Frequency response of the CFIR filter. Fig. 8 Loss of the DDC according to pulse width. Fig. 7 Magnitude of the DDC output (PW : 10us). 4 Conclusions In this paper, digital radar receiver with a GC4016 DDC chip has been presented. We have proposed the operating modes and design parameters of the DDC satisfying system requirements. And DDC loss has 143 ISSN:
5 been analyzed. The loss depends on responses of the filters used in the DDC. The loss can be computed as the decrease of PG due to distortion of the magnitude at DDC output. The digital radar receiver with GC4016 DDC chip in this paper has DDC loss smaller than 0.1dB. References [ 1] Yuanbin Wu and Jinsen Li, The Design of Digital Radar Receivers, IEEE AES Magazine, pp , January [ 2] Zifegn Li et al., Design of A Programmable Digital Down-Converter Structure, IEEE Canadian Conference on Electrical and Computer, IEEE CCECE 2003, vol. 1, pp , May [3] Texas Instruments Inc., GC4016 Multi-standard Quad DDC Chip Data Sheet Revision 1.0, Dallas in Texas, [4] G. Girau et al., FPGA Digital Down Converter IP for SDR Terminals, Signals, Systems and Computers 2002 Conference Record of the thirtysixth Asilomar, vol. 2, pp , November [5] E.B. Hogenauer, An Economical Class of Digital Filters for Decimation and Interpolation, IEEE Trans. On Acoustics, Speech and Signal Processing, vol. ASSP-29, pp , April [6] F.J. Harris, On the Use of Windows for Harmonic Analysis with the Discrete Fourier Transform, Proceedings of the IEEE, vol. 66, pp , January ISSN:
VLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationKeywords: CIC Filter, Field Programmable Gate Array (FPGA), Decimator, Interpolator, Modelsim and Chipscope.
www.semargroup.org, www.ijsetr.com ISSN 2319-8885 Vol.03,Issue.25 September-2014, Pages:5002-5008 VHDL Implementation of Optimized Cascaded Integrator Comb (CIC) Filters for Ultra High Speed Wideband Rate
More informationChannelization and Frequency Tuning using FPGA for UMTS Baseband Application
Channelization and Frequency Tuning using FPGA for UMTS Baseband Application Prof. Mahesh M.Gadag Communication Engineering, S. D. M. College of Engineering & Technology, Dharwad, Karnataka, India Mr.
More informationPRODUCT HOW-TO: Building an FPGA-based Digital Down Converter
PRODUCT HOW-TO: Building an FPGA-based Digital Down Converter By Richard Kuenzler and Robert Sgandurra Embedded.com (06/03/09, 06:37:00 AM EDT) The digital downconverter (DDC) has become a cornerstone
More informationDECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE
DECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE Abstract The demand for new telecommunication services requiring higher capacities, data rates and different operating modes have
More informationA PROTOTYPING OF SOFTWARE DEFINED RADIO USING QPSK MODULATION
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the International Conference on Emerging Trends in Engineering and Management (ICETEM14) ISSN 0976
More informationProgrammable Decimation Filter Design For Multi-Standards Software Defined Radio (SDR) Reciever
International Journal of Engineering and Advanced Technology (IJEAT) ISSN: 2249 8958, Volume-3, Issue-2, December 2013 Programmable Decimation Filter Design For Multi-Standards Software Defined Radio (SDR)
More informationFPGA Based 70MHz Digital Receiver for RADAR Applications
Technology Volume 1, Issue 1, July-September, 2013, pp. 01-07, IASTER 2013 www.iaster.com, Online: 2347-6109, Print: 2348-0017 FPGA Based 70MHz Digital Receiver for RADAR Applications ABSTRACT Dr. M. Kamaraju
More informationSoftware Design of Digital Receiver using FPGA
Software Design of Digital Receiver using FPGA G.C.Kudale 1, Dr.B.G.Patil 2, K. Aurobindo 3 1PG Student, Department of Electronics Engineering, Walchand College of Engineering, Sangli, Maharashtra, 2Associate
More informationECE 6560 Multirate Signal Processing Chapter 13
Multirate Signal Processing Chapter 13 Dr. Bradley J. Bazuin Western Michigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 1903 W. Michigan Ave.
More informationStratix II DSP Performance
White Paper Introduction Stratix II devices offer several digital signal processing (DSP) features that provide exceptional performance for DSP applications. These features include DSP blocks, TriMatrix
More informationReal-Time Digital Down-Conversion with Equalization
Real-Time Digital Down-Conversion with Equalization February 20, 2019 By Alexander Taratorin, Anatoli Stein, Valeriy Serebryanskiy and Lauri Viitas DOWN CONVERSION PRINCIPLE Down conversion is basic operation
More informationImplementing DDC with the HERON-FPGA Family
HUNT ENGINEERING Chestnut Court, Burton Row, Brent Knoll, Somerset, TA9 4BP, UK Tel: (+44) (0)1278 760188, Fax: (+44) (0)1278 760199, Email: sales@hunteng.demon.co.uk URL: http://www.hunteng.co.uk Implementing
More informationAnalysis and Implementation of a Digital Converter for a WiMAX System
Analysis and Implementation of a Digital Converter for a WiMAX System Sherin A Thomas School of Engineering and Technology Pondicherry University Puducherry-605 014, India sherinthomas1508 @gmail.com K.
More informationDIGITAL DOWN/UP CONVERTERS FUNDAMENTALS. TEXAS INSTRUMENTS - WIRELESS RADIO PRODUCTS GROUP Joe Quintal
DDC/DUC Fundamentals Application Note Page 1 of 60 DIGITAL DOWN/UP CONVERTERS FUNDAMENTALS TEXAS INSTRUMENTS - WIRELESS RADIO PRODUCTS GROUP Joe Quintal DDC/DUC Fundamentals Application Note Page 2 of
More informationDigital Beamforming Using Quadrature Modulation Algorithm
International Journal of Engineering Research and Development e-issn: 2278-067X, p-issn: 2278-800X, www.ijerd.com Volume 4, Issue 5 (October 2012), PP. 71-76 Digital Beamforming Using Quadrature Modulation
More informationCHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR
95 CHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR 4. 1 INTRODUCTION Several mobile communication standards are currently in service in various parts
More informationAn Overview of the Decimation process and its VLSI implementation
MPRA Munich Personal RePEc Archive An Overview of the Decimation process and its VLSI implementation Rozita Teymourzadeh and Masuri Othman UKM University 1. February 2006 Online at http://mpra.ub.uni-muenchen.de/41945/
More informationSine and Cosine Compensators for CIC Filter Suitable for Software Defined Radio
Indian Journal of Science and Technology, Vol 9(44), DOI: 10.17485/ijst/2016/v9i44/99513, November 2016 ISSN (Print) : 0974-6846 ISSN (Online) : 0974-5645 Sine and Cosine Compensators for CIC Filter Suitable
More informationImplementation of CIC filter for DUC/DDC
Implementation of CIC filter for DUC/DDC R Vaishnavi #1, V Elamaran #2 #1 Department of Electronics and Communication Engineering School of EEE, SASTRA University Thanjavur, India rvaishnavi26@gmail.com
More informationDigital Signal Processing
Digital Signal Processing System Analysis and Design Paulo S. R. Diniz Eduardo A. B. da Silva and Sergio L. Netto Federal University of Rio de Janeiro CAMBRIDGE UNIVERSITY PRESS Preface page xv Introduction
More informationImplementation of Decimation Filter for Hearing Aid Application
Implementation of Decimation Filter for Hearing Aid Application Prof. Suraj R. Gaikwad, Er. Shruti S. Kshirsagar and Dr. Sagar R. Gaikwad Electronics Engineering Department, D.M.I.E.T.R. Wardha email:
More informationTHE FPGA AS A FLEXIBLE AND LOW-COST DIGITAL SOLUTION FOR WIRELESS BASE STATIONS
THE FPGA AS A FLEXIBLE AND LOW-COST DIGITAL SOLUTION FOR WIRELESS BASE STATIONS March 2007 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com
More informationIMPLEMENTATION OF A DIGITAL IF TRANSCEIVER FOR SDR-BASED WIMAX BASE STATION
IMPLEMENTATION OF A DIGITAL IF TRANSCEIVER FOR SDR-BASED WIMAX BASE STATION Bong-Guk Yu (Electronics and Telecommunications Research Institute(ETRI), Daejeon, Korea; bgyu2@etri.re.kr); Jin-Up Kim(ETRI,
More informationContinuously Variable Bandwidth Sharp FIR Filters with Low Complexity
Journal of Signal and Information Processing, 2012, 3, 308-315 http://dx.doi.org/10.4236/sip.2012.33040 Published Online August 2012 (http://www.scirp.org/ournal/sip) Continuously Variable Bandwidth Sharp
More informationDesign Of Multirate Linear Phase Decimation Filters For Oversampling Adcs
Design Of Multirate Linear Phase Decimation Filters For Oversampling Adcs Phanendrababu H, ArvindChoubey Abstract:This brief presents the design of a audio pass band decimation filter for Delta-Sigma analog-to-digital
More informationPLC2 FPGA Days Software Defined Radio
PLC2 FPGA Days 2011 - Software Defined Radio 17 May 2011 Welcome to this presentation of Software Defined Radio as seen from the FPGA engineer s perspective! As FPGA designers, we find SDR a very exciting
More informationPulsed VNA Measurements:
Pulsed VNA Measurements: The Need to Null! January 21, 2004 presented by: Loren Betts Copyright 2004 Agilent Technologies, Inc. Agenda Pulsed RF Devices Pulsed Signal Domains VNA Spectral Nulling Measurement
More informationAN EFFICIENT IMPLEMENTATION OF PULSE SHAPING FIR FILTER FOR MULTISTANDARD DDC
AN EFFICIENT IMPLEMENTATION OF PULSE SHAPING FIR FILTER FOR MULTISTANDARD DDC L.Arul Leo Felix 1, D.Sellathambi 2 1 (P.G Scholar, VLSI Design,Parisutham Institute of Technology and Science,India) 2 (Assistant
More informationELT Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018
TUT/ICE 1 ELT-44006 Receiver Architectures and Signal Processing Exam Requirements and Model Questions 2018 General idea of these Model Questions is to highlight the central knowledge expected to be known
More informationOn-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications
On-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications Rozita Teymourzadeh & Prof. Dr. Masuri Othman VLSI Design Centre BlokInovasi2, Fakulti Kejuruteraan, University Kebangsaan
More informationTESTING DIGITAL RECEIVER PERFORMANCE THROUGH AN HF ENVIRONMENT SIMULATOR. Wayne Phillip Pennington
TESTING DIGITAL RECEIVER PERFORMANCE THROUGH AN HF ENVIRONMENT SIMULATOR Wayne Phillip Pennington Department of Electronic and Electrical Engineering The University of Adelaide South Australia 5005 Thesis
More informationReceiver Architectures - Part 2. Increasing the role of DSP in receiver front-ends
ELT-44007/RxArch2/1 Receiver Architectures - Part 2 Increasing the role of DSP in receiver front-ends Markku Renfors Laboratory of Electronics and Communications Engineering Tampere University of Technology,
More informationarxiv: v1 [cs.it] 9 Mar 2016
A Novel Design of Linear Phase Non-uniform Digital Filter Banks arxiv:163.78v1 [cs.it] 9 Mar 16 Sakthivel V, Elizabeth Elias Department of Electronics and Communication Engineering, National Institute
More informationA Novel On-Channel Repeater for Terrestrial-Digital Multimedia Broadcasting System of Korea
A Novel On-Channel Repeater for Terrestrial-Digital Multimedia Broadcasting System of Korea Sung Ik Park, Heung Mook Kim, So Ra Park, Yong-Tae Lee, and Jong Soo Lim Broadcasting Research Group Electronics
More informationRADAR Simplified. Wideband & Ultra-wideband radar solutions for HF, VHF, UHF & SHF bands
RADAR Simplified Wideband & Ultra-wideband radar solutions for HF, VHF, UHF & SHF bands 10 GIGABIT SENSOR PROCESSING FAST, SCALABLE & SYNCHRONIZED D-TA Systems has created sensor processing solutions that
More informationFully synthesised decimation filter for delta-sigma A/D converters
International Journal of Electronics Vol. 97, No. 6, June 2010, 663 676 Fully synthesised decimation filter for delta-sigma A/D converters Hyungdong Roh, Sanho Byun, Youngkil Choi, and Jeongjin Roh* The
More informationVLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications
UCSI University From the SelectedWorks of Dr. oita Teymouradeh, CEng. 26 VLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/3/
More information8B.3 A GENERIC RADAR PROCESSOR DESIGN USINGSOFTWARE DEFINED RADIO
8B.3 A GENERIC RADAR PROCESSOR DESIGN USINGSOFTWARE DEFINED RADIO Tom Brimeyer 1, Charlie Martin, Eric Loew, Gordon, Farquharson National Center for Atmospheric Research 2 Boulder, Colorado 80307 USA Sunil
More information20 MHz-3 GHz Programmable Chirp Spread Spectrum Generator for a Wideband Radio Jamming Application
J Electr Eng Technol Vol. 9, No.?: 742-?, 2014 http://dx.doi.org/10.5370/jeet.2014.9.?.742 ISSN(Print) 1975-0102 ISSN(Online) 2093-7423 20 MHz-3 GHz Programmable Chirp Spread Spectrum Generator for a Wideband
More informationDSP Based Corrections of Analog Components in Digital Receivers
fred harris DSP Based Corrections of Analog Components in Digital Receivers IEEE Communications, Signal Processing, and Vehicular Technology Chapters Coastal Los Angeles Section 24-April 2008 It s all
More informationSimulating and Testing of Signal Processing Methods for Frequency Stepped Chirp Radar
Test & Measurement Simulating and Testing of Signal Processing Methods for Frequency Stepped Chirp Radar Modern radar systems serve a broad range of commercial, civil, scientific and military applications.
More informationImplementation of Digital Signal Processing: Some Background on GFSK Modulation
Implementation of Digital Signal Processing: Some Background on GFSK Modulation Sabih H. Gerez University of Twente, Department of Electrical Engineering s.h.gerez@utwente.nl Version 5 (March 9, 2016)
More informationReceiver Architectures - Part 2. Increasing the role of DSP in receiver front-ends
TLT-5806/RxArch2/1 Receiver Architectures - Part 2 Increasing the role of DSP in receiver front-ends Markku Renfors Department of Communications Engineering Tampere University of Technology, Finland markku.renfors@tut.fi
More informationOvercoming RF Signal Generation Challenges with New DAC Technologies WHITE PAPER
Overcoming RF Signal Generation Challenges with New DAC Technologies Contents Introduction to Microwave Complex Signal Generation...3 High-speed DAC s with Digital Complex Modulators...3 Direct Signal
More informationRecap of Last 2 Classes
Recap of Last 2 Classes Transmission Media Analog versus Digital Signals Bandwidth Considerations Attentuation, Delay Distortion and Noise Nyquist and Shannon Analog Modulation Digital Modulation What
More informationFPGA Prototyping of Digital RF Transmitter Employing Delta Sigma Modulation for SDR
FPGA Prototyping of Digital RF Transmitter Employing Delta Sigma Modulation for SDR Mohamed A. Dahab¹ Khaled A. Shehata² Salwa H. El Ramly³ Karim A. Hamouda 4 124 Arab Academy for Science, Technology &
More informationChapter 2: Digitization of Sound
Chapter 2: Digitization of Sound Acoustics pressure waves are converted to electrical signals by use of a microphone. The output signal from the microphone is an analog signal, i.e., a continuous-valued
More informationHigh Speed & High Frequency based Digital Up/Down Converter for WCDMA System
High Speed & High Frequency based Digital Up/Down Converter for WCDMA System Arun Raj S.R Department of Electronics & Communication Engineering University B.D.T College of Engineering Davangere-Karnataka,
More informationLow-Power Implementation of a Fifth-Order Comb Decimation Filter for Multi-Standard Transceiver Applications
Low-Power Implementation of a Fifth-Order Comb ecimation Filter for Multi-Standard Transceiver Applications Yonghong Gao and Hannu Tenhunen Electronic System esign Laboratory, Royal Institute of Technology
More informationIP-DDC Channel Digital Downconversion Core for FPGA FEATURES DESCRIPTION APPLICATIONS IMPLEMENTATION SUPPORT HARDWARE SUPPORT
128 Channel Digital Downconversion Core for FPGA v1.0 FEATURES 128 individually tuned DDC channels 16 bit 200MHz input Tuning resolution Fs/2^32 SFDR 96 db for 16 bits input Decimation range from 512 to
More informationDigital Receiver Experiment or Reality. Harry Schultz AOC Aardvark Roost Conference Pretoria 13 November 2008
Digital Receiver Experiment or Reality Harry Schultz AOC Aardvark Roost Conference Pretoria 13 November 2008 Contents Definition of a Digital Receiver. Advantages of using digital receiver techniques.
More informationWideband Receiver for Communications Receiver or Spectrum Analysis Usage: A Comparison of Superheterodyne to Quadrature Down Conversion
A Comparison of Superheterodyne to Quadrature Down Conversion Tony Manicone, Vanteon Corporation There are many different system architectures which can be used in the design of High Frequency wideband
More informationSymbol Timing Recovery Using Oversampling Techniques
Symbol Recovery Using Oversampling Techniques Hong-Kui Yang and Martin Snelgrove Dept. of Electronics, Carleton University Ottawa, O KS 5B6, Canada Also with ortel Wireless etworks, Ottawa, Canada Email:
More informationECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter
ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project
More informationAppendix B. Design Implementation Description For The Digital Frequency Demodulator
Appendix B Design Implementation Description For The Digital Frequency Demodulator The DFD design implementation is divided into four sections: 1. Analog front end to signal condition and digitize the
More informationA Simulation of Wideband CDMA System on Digital Up/Down Converters
Scientific Journal Impact Factor (SJIF): 1.711 e-issn: 2349-9745 p-issn: 2393-8161 International Journal of Modern Trends in Engineering and Research www.ijmter.com A Simulation of Wideband CDMA System
More informationFractional Delay Filter Based Wideband Self- Interference Cancellation
, pp.22-27 http://dx.doi.org/10.14257/astl.2013 Fractional Delay Filter Based Wideband Self- Interference Cancellation Hao Liu The National Communication Lab. The University of Electronic Science and Technology
More informationSampling, interpolation and decimation issues
S-72.333 Postgraduate Course in Radiocommunications Fall 2000 Sampling, interpolation and decimation issues Jari Koskelo 28.11.2000. Introduction The topics of this presentation are sampling, interpolation
More informationAmplitude and Phase Stability of Analog Components for the LLRF System of the PEFP Accelerator
Journal of the Korean Physical Society, Vol. 52, No. 3, March 2008, pp. 766770 Amplitude and Phase Stability of Analog Components for the LLRF System of the PEFP Accelerator Kyung-Tae Seol, Hyeok-Jung
More informationBANDPASS delta sigma ( ) modulators are used to digitize
680 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 10, OCTOBER 2005 A Time-Delay Jitter-Insensitive Continuous-Time Bandpass 16 Modulator Architecture Anurag Pulincherry, Michael
More informationSAMPLING FREQUENCY SELECTION SCHEME FOR A MULTIPLE SIGNAL RECEIVER USING UNDERSAMPLING
SAMPLING FREQUENCY SELECTION SCHEME FOR A MULTIPLE SIGNAL RECEIVER USING UNDERSAMPLING Yoshio Kunisawa (KDDI R&D Laboratories, yokosuka, kanagawa, JAPAN; kuni@kddilabs.jp) ABSTRACT A multi-mode terminal
More informationELT Receiver Architectures and Signal Processing Fall Mandatory homework exercises
ELT-44006 Receiver Architectures and Signal Processing Fall 2014 1 Mandatory homework exercises - Individual solutions to be returned to Markku Renfors by email or in paper format. - Solutions are expected
More informationECE 6560 Multirate Signal Processing Chapter 11
ultirate Signal Processing Chapter Dr. Bradley J. Bauin Western ichigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 903 W. ichigan Ave. Kalamaoo
More informationDesign of a Low Power and Area Efficient Digital Down Converter and SINC Filter in CMOS 90-nm Technology
Wright State University CORE Scholar Browse all Theses and Dissertations Theses and Dissertations 2011 Design of a Low Power and Area Efficient Digital Down Converter and SINC Filter in CMOS 90-nm Technology
More informationMultiplierless Multi-Standard SDR Channel Filters
Multiplierless Multi-Standard SDR Channel Filters Douglas L. Maskell, A.P. Vinod and Graham S. Woods School of Computer Engineering Nanyang Technological University, Singapore James Cook University, Townsville,
More informationA Single-Chip 2.4-GHz Direct-Conversion CMOS Receiver for Wireless Local Loop using Multiphase Reduced Frequency Conversion Technique
800 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 36, NO. 5, MAY 2001 A Single-Chip 2.4-GHz Direct-Conversion CMOS Receiver for Wireless Local Loop using Multiphase Reduced Frequency Conversion Technique
More informationDesign Analysis of Analog Data Reception Using GNU Radio Companion (GRC)
World Applied Sciences Journal 17 (1): 29-35, 2012 ISSN 1818-4952 IDOSI Publications, 2012 Design Analysis of Analog Data Reception Using GNU Radio Companion (GRC) Waqar Aziz, Ghulam Abbas, Ebtisam Ahmed,
More informationBandPass Sigma-Delta Modulator for wideband IF signals
BandPass Sigma-Delta Modulator for wideband IF signals Luca Daniel (University of California, Berkeley) Marco Sabatini (STMicroelectronics Berkeley Labs) maintain the same advantages of BaseBand converters
More informationMaking Noise in RF Receivers Simulate Real-World Signals with Signal Generators
Making Noise in RF Receivers Simulate Real-World Signals with Signal Generators Noise is an unwanted signal. In communication systems, noise affects both transmitter and receiver performance. It degrades
More informationMIT Wireless Gigabit Local Area Network WiGLAN
MIT Wireless Gigabit Local Area Network WiGLAN Charles G. Sodini Department of Electrical Engineering and Computer Science Room 39-527 Phone (617) 253-4938 E-Mail: sodini@mit.edu Sponsors: MARCO, SRC,
More informationThird-Method Narrowband Direct Upconverter for the LF / MF Bands
Third-Method Narrowband Direct Upconverter for the LF / MF Bands Introduction Andy Talbot G4JNT February 2016 Previous designs for upconverters from audio generated from a soundcard to RF have been published
More informationSignal Processing and Display of LFMCW Radar on a Chip
Signal Processing and Display of LFMCW Radar on a Chip Abstract The tremendous progress in embedded systems helped in the design and implementation of complex compact equipment. This progress may help
More informationSession 3. CMOS RF IC Design Principles
Session 3 CMOS RF IC Design Principles Session Delivered by: D. Varun 1 Session Topics Standards RF wireless communications Multi standard RF transceivers RF front end architectures Frequency down conversion
More informationComparison of Different Techniques to Design an Efficient FIR Digital Filter
, July 2-4, 2014, London, U.K. Comparison of Different Techniques to Design an Efficient FIR Digital Filter Amanpreet Singh, Bharat Naresh Bansal Abstract Digital filters are commonly used as an essential
More informationSignal Processing Techniques for Software Radio
Signal Processing Techniques for Software Radio Behrouz Farhang-Boroujeny Department of Electrical and Computer Engineering University of Utah c 2007, Behrouz Farhang-Boroujeny, ECE Department, University
More informationDigital Down Converter Demo/Framework for HERON modules with FPGA Rev 1.2 T.Hollis 11/05/05
HUNT ENGINEERING Chestnut Court, Burton Row, Brent Knoll, Somerset, TA9 4BP, UK Tel: (+44) (0)1278 760188, Fax: (+44) (0)1278 760199, Email: sales@hunteng.co.uk http://www.hunteng.co.uk http://www.hunt-dsp.com
More informationDesign of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes
Design of Bandpass Delta-Sigma Modulators: Avoiding Common Mistakes R. Jacob Baker and Vishal Saxena Department of Electrical and Computer Engineering Boise State University 1910 University Dr., ET 201
More informationADI 2006 RF Seminar. Chapter VI A Detailed Look at Wireless Signal Chain Architectures
DI 2006 R Seminar Chapter VI Detailed Look at Wireless Chain rchitectures 1 Receiver rchitectures Receivers are designed to detect and demodulate the desired signal and remove unwanted blockers Receiver
More informationTHIS work focus on a sector of the hardware to be used
DISSERTATION ON ELECTRICAL AND COMPUTER ENGINEERING 1 Development of a Transponder for the ISTNanoSAT (November 2015) Luís Oliveira luisdeoliveira@tecnico.ulisboa.pt Instituto Superior Técnico Abstract
More informationImplementation of Frequency Down Converter using CORDIC Algorithm on FPGA
Implementation of Frequency Down Converter using CORDIC Algorithm on FPGA Yogendra Kr. Upadhyaya #1 Electronics and Communication Engineering ational Institute of Technology Kurukshetra Haryana, IDIA Dr.
More informationDigital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski
Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski Introduction: The CEBAF upgrade Low Level Radio Frequency (LLRF) control
More informationSignals A Preliminary Discussion EE442 Analog & Digital Communication Systems Lecture 2
Signals A Preliminary Discussion EE442 Analog & Digital Communication Systems Lecture 2 The Fourier transform of single pulse is the sinc function. EE 442 Signal Preliminaries 1 Communication Systems and
More informationKeysight Technologies Pulsed Antenna Measurements Using PNA Network Analyzers
Keysight Technologies Pulsed Antenna Measurements Using PNA Network Analyzers White Paper Abstract This paper presents advances in the instrumentation techniques that can be used for the measurement and
More informationMeasurement Setup for Phase Noise Test at Frequencies above 50 GHz Application Note
Measurement Setup for Phase Noise Test at Frequencies above 50 GHz Application Note Products: R&S FSWP With recent enhancements in semiconductor technology the microwave frequency range beyond 50 GHz becomes
More informationIIR Ultra-Wideband Pulse Shaper Design
IIR Ultra-Wideband Pulse Shaper esign Chun-Yang Chen and P. P. Vaidyanathan ept. of Electrical Engineering, MC 36-93 California Institute of Technology, Pasadena, CA 95, USA E-mail: cyc@caltech.edu, ppvnath@systems.caltech.edu
More informationPXIe Contents SPECIFICATIONS. 14 GHz and 26.5 GHz Vector Signal Analyzer
SPECIFICATIONS PXIe-5668 14 GHz and 26.5 GHz Vector Signal Analyzer These specifications apply to the PXIe-5668 (14 GHz) Vector Signal Analyzer and the PXIe-5668 (26.5 GHz) Vector Signal Analyzer with
More informationA 1.9GHz Single-Chip CMOS PHS Cellphone
A 1.9GHz Single-Chip CMOS PHS Cellphone IEEE JSSC, Vol. 41, No.12, December 2006 William Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, Keith Onodera, Steve Jen, Susan Luschas, Justin
More informationA 60-dB Image Rejection Filter Using Δ-Σ Modulation and Frequency Shifting
A 60-dB Image Rejection Filter Using Δ-Σ Modulation and Frequency Shifting Toshihiro Konishi, Koh Tsuruda, Shintaro Izumi, Hyeokjong Lee, Hidehiro Fujiwara, Takashi Takeuchi, Hiroshi Kawaguchi, and Masahiko
More informationEqualization and Synchronization of upstream signals in digital CATV networks
Equalization and Synchronization of upstream signals in digital CATV networks Andreas Braun, Institut für Nachrichtenübertragung, Universität Stuttgart E-Mail: abraun@inue.uni-stuttgart.de Abstract Upstream
More informationDDC_DEC. Digital Down Converter with configurable Decimation Filter Rev Block Diagram. Key Design Features. Applications. Generic Parameters
Key Design Features Block Diagram Synthesizable, technology independent VHDL Core 16-bit signed input/output samples 1 Digital oscillator with > 100 db SFDR Digital oscillator phase resolution of 2π/2
More informationBlock Diagram. i_in. q_in (optional) clk. 0 < seed < use both ports i_in and q_in
Key Design Features Block Diagram Synthesizable, technology independent VHDL IP Core -bit signed input samples gain seed 32 dithering use_complex Accepts either complex (I/Q) or real input samples Programmable
More informationPresentation Outline. Advisors: Dr. In Soo Ahn Dr. Thomas L. Stewart. Team Members: Luke Vercimak Karl Weyeneth. Karl. Luke
Bradley University Department of Electrical and Computer Engineering Senior Capstone Project Presentation May 2nd, 2006 Team Members: Luke Vercimak Karl Weyeneth Advisors: Dr. In Soo Ahn Dr. Thomas L.
More informationA LOW-COST SOFTWARE-DEFINED TELEMETRY RECEIVER
A LOW-COST SOFTWARE-DEFINED TELEMETRY RECEIVER Michael Don U.S. Army Research Laboratory Aberdeen Proving Grounds, MD ABSTRACT The Army Research Laboratories has developed a PCM/FM telemetry receiver using
More informationALMA Memo No. 579 Revised version of September 20, The new 3-stage, low dissipation digital filter of the ALMA Correlator
ALMA Memo No. 579 Revised version of September 2, 28 The new -stage, low dissipation digital filter of the ALMA Correlator P.Camino 1, B. Quertier 1, A.Baudry 1, G.Comoretto 2, D.Dallet 1 Observatoire
More informationRadar System Design and Interference Analysis Using Agilent SystemVue
Radar System Design and Interference Analysis Using Agilent SystemVue Introduction Application Note By David Leiss, Sr. Consultant EEsof EDA Anurag Bhargava, Application Engineer EEsof EDA Agilent Technologies
More informationDEVELOPMENT OF SOFTWARE RADIO PROTOTYPE
DEVELOPMENT OF SOFTWARE RADIO PROTOTYPE Isao TESHIMA; Kenji TAKAHASHI; Yasutaka KIKUCHI; Satoru NAKAMURA; Mitsuyuki GOAMI; Communication Systems Development Group, Hitachi Kokusai Electric Inc., Tokyo,
More informationExtending Vector Signal Analysis to 26.5 GHz with 20 MHz Information Bandwidth Product Note
H Extending Vector Signal Analysis to 26.5 GHz with 20 MHz Information Bandwidth Product Note 89400-13 The HP 89400 series vector signal analyzers provide unmatched signal analysis capabilities from traditional
More informationA Frequency Domain Approach for Complexity Reduction in Wideband Radio Interference Cancellation Repeaters
ICSP008 Proceedings A Frequency Domain Approach for Complexity Reduction in Wideband Radio Interference Cancellation Repeaters Moohong Lee, Byungjik Keum, Minjae Park, Young Serk Shim, and Hwang Soo Lee
More informationTransceiver Architectures (III)
Image-Reject Receivers Transceiver Architectures (III) Since the image and the signal lie on the two sides of the LO frequency, it is possible to architect the RX so that it can distinguish between the
More information