A START-UP S PROSPECTIVE TO TECHNOLOGY CHOICE AND IC DEVELOPMENT IN DEEP SUBMICRON CMOS
|
|
- Georgiana York
- 5 years ago
- Views:
Transcription
1 A START-UP S PROSPECTIVE TO TECHNOLOGY CHOICE AND IC DEVELOPMENT IN DEEP SUBMICRON CMOS JED Hurwitz CTO & VP Engineering, Gigle Semiconductor 14 May 2008
2 CONTENTS OF TALK Who am I Aspects of a successful technology start-up Types of Start-Up Stages of Start-Up What is the Start Up s Perspective to Technology Choice Enabling the Secret Sauce Risk, Cost, Access Building Value & Keeping Competitiveness Deep Submicron IC Development Simplified view of any CMOS technology roadmap Trends in deep submicron Major Risks & Challenges Case Study Who is Gigle Semiconductor What is our market Our Approach Our Development Flow Summary
3 WHO AM I JED Hurwitz 21 years in Mixed Signal Semiconductors - Plessey, Matra MHS, Vision Group (sold to ST Microelectronics), Consultant Expertise - Focused on Analog + System solutions - Always been close to the technology & the market - Technically led ST s mobile imaging activity to 10 s Millions of chips, 100 s M$ of product Co-founded Gigle Semiconductor in Oct Fabless semiconductor company in the Home Networking space - Targeting a new generation of Anywire SoC
4 CONTENTS OF TALK Who am I Aspects of a successful technology start-up Types of Start-Up Stages of Start-Up What is the Start Up s Perspective to Technology Choice Enabling the Secret Sauce Risk, Cost, Access Building Value & Keeping Competitiveness Deep Submicron IC Development Simplified view of any CMOS technology roadmap Trends in deep submicron Major Risks & Challenges Case Study Who is Gigle Semiconductor What is our market Our Approach Our Development Flow Summary
5 Aspects of a successful Start-up 1 Target a suitable Market Should be sustainable and ripe for expansion, either through growth or change. Build a strong team There is nothing more valuable (invest-able) than people who have done it before. Keep that team healthy. Make sure there is some Secret Sauce IP, Know-how, Understanding there has to be something that you re doing that is different to everyone else. Choose Good Partners Financial, Technology, Manufacturing, Customer. Build the Ecosystem.
6 Aspects of a successful Start-up 2 Plan to build a sustainable advantage The most difficult question to answer is why can t someone else do it? Use your money wisely Build value, and ensure there are clear inflection points for raising finance Keep Focus This IS one of your underlying advantage DON T lose it! Timing There are no prizes for arriving too late OR sometimes too early Know your markets and competitors Need to be competitive when you arrive
7 Types of Technology Start-Up The execution play Market Certainty Linked with scale of play The innovation play Risk? Cost? Time? Return? The disruptive play Competitive Advantage Different types of play you re going to have to justify :- Is the market ready? How are you going to make a difference? Why can t the existing players do what you re doing? Technology choice should match the plan Needs to enable the competitive advantage and match the scale of the play
8 Stages of Technology Start-Up Initial Conception and Funding Market & technology analysis Gaining Credibility in all areas Finding partners Development Building the Team, Technology, Market and Product Execution, execution, execution Product launch Getting Customers Delivering to Customers Growth Revenue Developing product derivatives and diversification Continuing technology development Risk Cost, Time
9 CONTENTS OF TALK Who am I Aspects of a successful technology start-up Types of Start-Up Stages of Start-Up What is the Start Up s Perspective to Technology Choice Enabling the Secret Sauce Risk, Cost, Access Building Value & Keeping Competitiveness Deep Submicron IC Development Simplified view of any CMOS technology roadmap Trends in deep submicron Major Risks & Challenges Case Study Who is Gigle Semiconductor What is our market Our Approach Our Development Flow Summary
10 Enabling the Secret Sauce Every Start-Up is different, but normally there is one key part ( secret sauce ) that needs enabling to ensure the plan can be executed. Could be a particular device Could be a particular circuit or algorithm Could be a particular system combination Could be a level of integration Could be a level of performance Focus on the technology that makes the Secret Sauce work Deep Submicron strengths Unit cost of gates & memory, speed, power, technology diversity Deep Submicron challenges NRE, timescale, DFM, IP availability, power, technology diversity
11 Risk, Cost, Access Deep submicron IC development is risky, Think of all the things that need to work - Only as good as your last mistake Bleeding edge technology has greater risks - Technology and Development Flow still maturing Start-ups have additional risks - Building a good team quickly - Gaining credibility and technology access - Finance Manage the risk Don t take on everything, BUT keep in-house the value. - Look for proven partners - Subcontract Put in place good processes. - Perform regular risk analysis and project reviews - Include key milestones in the plan Know the risks of your Architecture & concentrate on the risks that will effect your market entry Use the best technology that you can manage the risk
12 Risk, Cost, Access Money as a Start-Up in development is a precious commodity The smaller the geometry the greater the development cost! - Required CAD Tools - Premium to get silicon proven IP - Mask Sets - Cycle Times The smaller the geometry the lower the unit cost, and the greater the barrier for entry for competitors Use the cheapest technology that can enable your secret sauce Not all technology is available when and how you need it, Need to earn the right to access leading technology at foundry Not all technology has the maturity needed at the appropriate stage of the project IP generally becomes available when a technology matures Use the best technology that you can access
13 Building value & keeping competitiveness Not everyone can develop on deep submicron. This can be part of the value in the company. Certain skills have a premium - Analog, RF - Embedded FW and CPU architecture Demonstrating Right First Time methodology gains credibility Technology choice raises the barrier for entry Invest in the best technology that gives long term value If there is a market, your competitors will be moving technology too. What technology are they on now What technology will they be on when you come to market Are they able to add any of their own secret sauce Use at least as good a technology as your competitors will be when you come to market
14 CONTENTS OF TALK Who am I Aspects of a successful technology start-up Types of Start-Up Stages of Start-Up What is the Start Up s Perspective to Technology Choice Enabling the Secret Sauce Risk, Cost, Access Building Value & Keeping Competitiveness Deep Submicron IC Development Any CMOS technology roadmap Trends in deep submicron Major Risks & Challenges Case Study Who is Gigle Semiconductor What is our market Our Approach Our Development Flow Summary
15 Any CMOS Technology Roadmap Most technology roadmaps show at least one of these generic characteristics versus time whether it is for Unit Cost NRE Gate/memory density Active Power Leakage Power Speed Cycle time IP availability Choose the best technology that meets your requirements at both the start and the end of you project
16 Trends in deep submicron As we go from 90nm 65nm 45nm Transistors are getting smaller, designs need to be more complex to justify investment. Embedded memory becoming important, as technology crosses full system integration requirement thresholds The LP process is beginning to lead the GP process through the importance of mobile, wireless and power aware systems The transistor speed is not improving significantly for each new LP process, to contain the leakage issue. The transistor speed is improving significantly for each new GP process, but the leakage needs to be managed by design. Availability (and need) of >3.3V IO reducing Design flows are becoming more complex, crosstalk, DFM and statistical analysis becoming standard part of the development Mask costs are increasing but cheaper prototyping routes are being developed, so that full masks need only be used on products
17 Major Risks & Challenges Major Risk - achieving Right 1 st Time production silicon in realistic timeframes and budgets The economics of deep submicron, force major system integration, this by nature increases risk. - Complexity - Probability that one thing will be the weakest link Key risk management areas - IP/Block validation - Functional validation - Architectural flexibility - Silicon prove Hard functions - Pipe-clean the development Major Challenge - Design flow Managing the requirements Managing the design complexity and revisions Managing Power Managing Hard IP (Analog, RF, ) Managing validation Managing the backend Managing Design for Manufacturing
18 CONTENTS OF TALK Who am I Aspects of a successful technology start-up Types of Start-Up Stages of Start-Up What is the Start Up s Perspective to Technology Choice Enabling the Secret Sauce Risk, Cost, Access Building Value & Keeping Competitiveness Deep Submicron IC Development Simplified view of any CMOS technology roadmap Trends in deep submicron Major Risks & Challenges Case Study Who is Gigle Semiconductor What is our market Our Approach Our Development Flow Summary
19 WHO ARE WE - Gigle Semiconductor Fabless semiconductor company Founded in Oct 2005 Offices in Redwood City, Barcelona and Edinburgh 50 employees developing System-On-a-Chip (SOC) solutions 1st Generation: The GGL541 dual-channel, mesh solution for multimedia home networking over Anywire. to enable cost-effective, multimedia home networking. Greatest throughput and coverage Highest reliability Greatest implementation flexibility Lowest cost
20 Gigle s Market - The Multimedia Home Network By 2011 (worldwide): Media PC Digital Media Adapter Multi-Room Digital Video Recorder Game Console 733M network enabled devices 146M devices connected by powerline 87M devices connected by coax Home Gateway High Definition Entertainment Center Set-Top Box Source: isuppli, April 2007 Hi Def TV Hi Def DVD Player Home Network Attached Storage Requirements to address the Consumer Experience: Performance and coverage - delivers low latency and video without jitter or distortion Reliability - works everywhere, every time Quick and easy set-up - enables self-installation and reinstallation Low cost - is inexpensive enough to be embedded in all intelligent devices
21 A New Architectural Approach: Gigle s GGL541 Dual-Channel SOC Ad Hoc Mesh Networking to Increase Signal Range and Network Coverage 200 Mbps PHY throughput over powerline Fully compliant with Homeplug AV specifications Utilizes the Existing Wiring in the Home Small, low power System-On-Chip for lowest system cost GGL541 Cat 5 MII & GMII 10/100/1000 DFE MII & GMII 10/100/1000 MAC HomeplugAV MAC HomeplugAV AFE & DFE xtendnet TM CPU Memory mediaxtream TM MAC mediaxtream TM AFE & DFE OR OR Optimized and self-configured ad hoc mesh networking with built in repeater support Smart autoconfiguration QOS agent to extend coverage Enables 100+Mbps whole home coverage High reliability protocol for HDTV streams Encryption key exchange protocol IGMP snooping for IPTV multicast DLNA management middleware 1 Gbps PHY throughput over any wire Fully compliant with worldwide EMC regulations Dual-Channel for High Throughput Redundancy, Reliability, and Implementation Flexibility
22 Our Challenge To integrate 2 modems with 5X the performance for less cost than our competitors will integrate 1 modem when we arrive to market. Integrate 2 full AFEs (not yet achieved by our competitors) CPU centric approach, share resources Maximize clock frequency - Use the fastest process available - Process chosen for logic & memory - Analog designers forced to design on what they re given. Getting it right first time, shortening the time to market Choice of foundry, CAD, Subcontractors & IP Building a good team of people Choosing appropriate Technology proof points, De-risking the project through appropriate use of test chips It s NOT all about silicon.
23 Our Technology Choice vs Project Timeline What technology did the Secret Sauce need Good speed Good gate density Good Memory density 3v3 IO + Thick Metal Good partners (technology access, PDK s, IP) Project Start - Oct 2005 Choice 90nm Generic Just Mad Enough Competitors on 180nm or 130nm, with less integration, need to intercept in 2008 Most common question from VC s during funding can you do analog on 90nm, why don t you use 130nm Mid Project Dec 2006 Functionality and specification increased, die size increased, availability of half-node New question - should we move to 80nm, NO keep focus - IP already sourced, or in development, market waiting Near-End project 2008 Design progressed well, competitors have moved technology, but not architecture, competitive advantage is there and customers are waiting Most common question from VC s when can you do the next generation ;-)
24 Summary Deep submicron IC Development isn t easy or cheap, but it is manageable and can be rewarding SO be Just Mad Enough Choose your technology for the right reasons Focus on what delivers value Execute as clinically as you can Be paranoid, until its over Thank You
Leading at the edge TECHNOLOGY AND MANUFACTURING DAY
Leading at the edge 22FFL technology MARK BOHR Intel Senior Fellow, Technology and Manufacturing Group Director, Process Architecture and Integration Disclosures Intel Technology and Manufacturing Day
More informationKaben Wireless Silicon and Triad Semiconductor Partnership. Wireless & RF ASICs for Everyone!
Kaben Wireless Silicon and Triad Semiconductor Partnership Wireless & RF ASICs for Everyone! Kaben Wireless Silicon & Triad Semiconductor Pursue a Comprehensive Partnership Triad Semiconductor Via Configurable
More informationStatic Power and the Importance of Realistic Junction Temperature Analysis
White Paper: Virtex-4 Family R WP221 (v1.0) March 23, 2005 Static Power and the Importance of Realistic Junction Temperature Analysis By: Matt Klein Total power consumption of a board or system is important;
More informationUT90nHBD Hardened-by-Design (HBD) Standard Cell Data Sheet February
Semicustom Products UT90nHBD Hardened-by-Design (HBD) Standard Cell Data Sheet February 2018 www.cobham.com/hirel The most important thing we build is trust FEATURES Up to 50,000,000 2-input NAND equivalent
More informationECE 546 Introduction
ECE 546 Introduction Spring 2018 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jesa@illinois.edu ECE 546 Jose Schutt Aine 1 Future System Needs and Functions Auto Digital
More informationPipeline vs. Sigma Delta ADC for Communications Applications
Pipeline vs. Sigma Delta ADC for Communications Applications Noel O Riordan, Mixed-Signal IP Group, S3 Semiconductors noel.oriordan@s3group.com Introduction The Analog-to-Digital Converter (ADC) is a key
More informationIntroduction. Digital Integrated Circuits A Design Perspective. Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic. July 30, 2002
Digital Integrated Circuits A Design Perspective Jan M. Rabaey Anantha Chandrakasan Borivoje Nikolic Introduction July 30, 2002 1 What is this book all about? Introduction to digital integrated circuits.
More informationBeyond Moore the challenge for Europe
Beyond Moore the challenge for Europe Dr. Alfred J. van Roosmalen Vice-President Business Development, NXP Semiconductors Company member of MEDEA+/CATRENE/AENEAS/Point-One FIT-IT 08 Spring Research Wien,
More informationSTM RH-ASIC capability
STM RH-ASIC capability JAXA 24 th MicroElectronic Workshop 13 th 14 th October 2011 Prepared by STM Crolles and AeroSpace Unit Deep Sub Micron (DSM) is strategic for Europe Strategic importance of European
More information450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D
450mm and Moore s Law Advanced Packaging Challenges and the Impact of 3D Doug Anberg VP, Technical Marketing Ultratech SOKUDO Lithography Breakfast Forum July 10, 2013 Agenda Next Generation Technology
More informationExtending The Life Of 200mm Fabs And The Re-use of Second Hand Tools
Extending The Life Of 200mm Fabs And The Re-use of Second Hand Tools Gareth Bignell, FE Equipment Procurement Director SEMICON Europa 2012 Presentation Summary 2 An introduction to STMicroelectronics The
More information1 Digital EE141 Integrated Circuits 2nd Introduction
Digital Integrated Circuits Introduction 1 What is this lecture about? Introduction to digital integrated circuits + low power circuits Issues in digital design The CMOS inverter Combinational logic structures
More informationEmbedded Sensors. We can offer you complete solutions for intelligent integrated sensor systems.
FRAUNHOFER-Institute For integrated Circuits IIS INTEGRATED CIRCUITS AND SYSTEMS ICS FROM AN IDEA TO A FINISHED PRODUCT WE ARE: CUSTOMER- ORIENTED PROFESSIONAL TIME-TO-MARKET- FOCUSED NETWORKED WE OFFER:
More informationRESPONSIBILITY OF THE SEMICONDUCTOR DESIGN INFRASTRUCTURE
RESPONSIBILITY OF THE SEMICONDUCTOR DESIGN INFRASTRUCTURE C O N S U L T I N G I N E L E C T R O N I C D E S I G N Lucio Lanza gave a keynote at IC CAD 2010 that caught a lot of people s attention. In that
More informationLecture 2: Embedded Systems: An Introduction
Design & Co-design of Embedded Systems Lecture 2: Embedded Systems: An Introduction Adapted from ECE456 course notes, University of California (Riverside), and EE412 course notes, Princeton University
More informationChanging the Approach to High Mask Costs
Changing the Approach to High Mask Costs The ever-rising cost of semiconductor masks is making low-volume production of systems-on-chip (SoCs) economically infeasible. This economic reality limits the
More informationTRANSFORMING DISRUPTIVE TECHNOLOGY INTO OPPORTUNITY INNOVATION AT THE EXECUTIVE AND BOARD LEVEL
TRANSFORMING DISRUPTIVE TECHNOLOGY INTO OPPORTUNITY INNOVATION AT THE EXECUTIVE AND BOARD LEVEL Michael J.T. Steep Executive Director, Stanford Disruptive Technology & Digital Cities Co-Bank 2018 September
More informationEMT 251 Introduction to IC Design
EMT 251 Introduction to IC Design (Pengantar Rekabentuk Litar Terkamir) Semester II 2011/2012 Introduction to IC design and Transistor Fundamental Some Keywords! Very-large-scale-integration (VLSI) is
More informationLow-Power CMOS VLSI Design
Low-Power CMOS VLSI Design ( 范倫達 ), Ph. D. Department of Computer Science, National Chiao Tung University, Taiwan, R.O.C. Fall, 2017 ldvan@cs.nctu.edu.tw http://www.cs.nctu.tw/~ldvan/ Outline Introduction
More informationInterested candidates, please send your resumes to and indicate the job title in subject field.
Senior/Test Engineer Responsible for preparing the Production Testpackages (Hardware and Software), and Qualification Testprograms Prepares test specifications and hardware (Probecard, Loadboard) design
More informationCMOS VLSI IC Design. A decent understanding of all tasks required to design and fabricate a chip takes years of experience
CMOS VLSI IC Design A decent understanding of all tasks required to design and fabricate a chip takes years of experience 1 Commonly used keywords INTEGRATED CIRCUIT (IC) many transistors on one chip VERY
More informationLow-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering
Low-Power VLSI Seong-Ook Jung 2013. 5. 27. sjung@yonsei.ac.kr VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering Contents 1. Introduction 2. Power classification & Power performance
More informationPROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS
PROCESS-VOLTAGE-TEMPERATURE (PVT) VARIATIONS AND STATIC TIMING ANALYSIS The major design challenges of ASIC design consist of microscopic issues and macroscopic issues [1]. The microscopic issues are ultra-high
More informationA Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication
A Level-Encoded Transition Signaling Protocol for High-Throughput Asynchronous Global Communication Peggy B. McGee, Melinda Y. Agyekum, Moustafa M. Mohamed and Steven M. Nowick {pmcgee, melinda, mmohamed,
More information1. Introduction. Institute of Microelectronic Systems. Status of Microelectronics Technology. (nm) Core voltage (V) Gate oxide thickness t OX
Threshold voltage Vt (V) and power supply (V) 1. Introduction Status of s Technology 10 5 2 1 0.5 0.2 0.1 V dd V t t OX 50 20 10 5 2 Gate oxide thickness t OX (nm) Future VLSI chip 2005 2011 CMOS feature
More informationPolicy-Based RTL Design
Policy-Based RTL Design Bhanu Kapoor and Bernard Murphy bkapoor@atrenta.com Atrenta, Inc., 2001 Gateway Pl. 440W San Jose, CA 95110 Abstract achieving the desired goals. We present a new methodology to
More informationTRANSFORMING DISRUPTIVE TECHNOLOGY INTO OPPORTUNITY MARKET PLACE CHANGE & THE COOPERATIVE
TRANSFORMING DISRUPTIVE TECHNOLOGY INTO OPPORTUNITY MARKET PLACE CHANGE & THE COOPERATIVE Michael J.T. Steep Executive Director, Stanford Disruptive Technology & Digital Cities Co-Bank 2018 August in Colorado
More informationThe Future of Packaging ~ Advanced System Integration
The Future of Packaging ~ Advanced System Integration Enabling a Microelectronic World R. Huemoeller SVP, Adv. Product / Platform Develop June 2013 Product Segments End Market % Share Summary 2 New Product
More informationHow material engineering contributes to delivering innovation in the hyper connected world
How material engineering contributes to delivering innovation in the hyper connected world Paul BOUDRE, Soitec CEO Leti Innovation Days - July 2018 Grenoble, France We live in a world of data In perpetual
More informationSmart Metering Communication Backbone Selection and Myth on Total Cost of Ownership
Smart Metering Communication Backbone Selection and Myth on Total Cost of Ownership 1 Communication Technology for Smart Metering Reliability and robustness Performance to meet SLA targets Cost Capex and
More informationLSI Design Flow Development for Advanced Technology
LSI Design Flow Development for Advanced Technology Atsushi Tsuchiya LSIs that adopt advanced technologies, as represented by imaging LSIs, now contain 30 million or more logic gates and the scale is beginning
More informationIn 1951 William Shockley developed the world first junction transistor. One year later Geoffrey W. A. Dummer published the concept of the integrated
Objectives History and road map of integrated circuits Application specific integrated circuits Design flow and tasks Electric design automation tools ASIC project MSDAP In 1951 William Shockley developed
More informationNational Instruments Accelerating Innovation and Discovery
National Instruments Accelerating Innovation and Discovery There s a way to do it better. Find it. Thomas Edison Engineers and scientists have the power to help meet the biggest challenges our planet faces
More informationVisvesvaraya Technological University, Belagavi
Time Table for M.TECH. Examinations, June / July 2017 M. TECH. 2010 Scheme 2011 Scheme 2012 Scheme 2014 Scheme 2016 Scheme [CBCS] Semester I II III I II III I II III I II IV I II Time Date, Day 14/06/2017,
More informationHigh-performance inflight connectivity for business aviation
High-performance inflight connectivity for business aviation Revolutionizing global inflight connectivity 04 The 2Ku antenna 10 Gogo s Ku network 14 Support and services For more than 20 years, Gogo has
More informationLOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS
LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS Charlie Jenkins, (Altera Corporation San Jose, California, USA; chjenkin@altera.com) Paul Ekas, (Altera Corporation San Jose, California, USA; pekas@altera.com)
More informationReducing Development Risk in Communications Applications with High-Performance Oscillators
V.7/17 Reducing Development Risk in Communications Applications with High-Performance Oscillators Introducing Silicon Labs new Ultra Series TM Oscillators Powered by 4 th Generation DSPLL Technology, new
More informationVLSI Designed Low Power Based DPDT Switch
International Journal of Electronics and Communication Engineering. ISSN 0974-2166 Volume 8, Number 1 (2015), pp. 81-86 International Research Publication House http://www.irphouse.com VLSI Designed Low
More informationBCD Smart Power Roadmap Trends and Challenges. Giuseppe Croce NEREID WORKSHOP Smart Energy Bertinoro, October 20 th
BCD Smart Power Roadmap Trends and Challenges Giuseppe Croce NEREID WORKSHOP Smart Energy Bertinoro, October 20 th Outline 2 Introduction Major Trends in Smart Power ASICs An insight on (some) differentiating
More informationAccelerating Collective Innovation: Investing in the Innovation Landscape
PCB Executive Forum Accelerating Collective Innovation: Investing in the Innovation Landscape How a Major Player Uses Internal Venture Program to Accelerate Small Players with Big Ideas Dr. Joan K. Vrtis
More informationHP Delivers World s First Production-Ready 3D Printing System
HP Inc. 1501 Page Mill Road Palo Alto, CA 94304 hp.com News Release HP Delivers World s First Production-Ready 3D Printing System With partners such as Nike and BMW, HP takes major step to reinvent prototyping
More informationICO Review: UnikoinGold (UKG)
ICO Review: UnikoinGold (UKG) Decentralized esports Betting Token September 18, 2017 PROJECT OVERVIEW What is Unikrn? WEB AND MOBILE PLATFORM Unikrn is a gaming and esports company that was established
More informationCreating The Future Rather Than Chasing It
Creating The Future Rather Than Chasing It Sir Hossein Yassaie CEO www.imgtec.com Imagination Technologies GSA Israel Summit Nov2013 p1 Imagination Overview Leading silicon, software & cloud IP supplier
More informationUNCLASSIFIED. R-1 ITEM NOMENCLATURE PE S: Microelectronics Technology Development and Support (DMEA) FY 2013 OCO
Exhibit R-2, RDT&E Budget Item Justification: PB 2013 Defense Logistics Agency DATE: February 2012 COST ($ in Millions) FY 2011 FY 2012 Base OCO Total FY 2014 FY 2015 FY 2016 FY 2017 Defense Logistics
More informationSUBSTRATE NOISE FULL-CHIP LEVEL ANALYSIS FLOW FROM EARLY DESIGN STAGES TILL TAPEOUT. Hagay Guterman, CSR Jerome Toublanc, Ansys
SUBSTRATE NOISE FULL-CHIP LEVEL ANALYSIS FLOW FROM EARLY DESIGN STAGES TILL TAPEOUT Hagay Guterman, CSR Jerome Toublanc, Ansys Speakers Hagay Guterman, CSR Hagay Guterman is a senior signal and power integrity
More informationLe témoignage d une multinationale française implantée en Piémont: Skylogic
Le témoignage d une multinationale française implantée en Piémont: Skylogic Mr. Paolo Amadesi LYON 2011 Page - 1 > 4 new satellites in 12 months Executing a far-reaching in-orbit expansion programme >
More informationThe SEMATECH Model: Potential Applications to PV
Continually cited as the model for a successful industry/government consortium Accelerating the next technology revolution The SEMATECH Model: Potential Applications to PV Dr. Michael R. Polcari President
More informationPIVX Zerocoin (zpiv) Technical Paper
PIVX Zerocoin (zpiv) Technical Paper Revision 0.9 Last updated October 16 2017 PIVX OVERVIEW PIVX is a Bitcoin-based community-centric cryptocurrency with a focus on decentralization, privacy, and real-world
More informationA 32 Gbps 2048-bit 10GBASE-T Ethernet Energy Efficient LDPC Decoder with Split-Row Threshold Decoding Method
A 32 Gbps 248-bit GBASE-T Ethernet Energy Efficient LDPC Decoder with Split-Row Threshold Decoding Method Tinoosh Mohsenin and Bevan M. Baas VLSI Computation Lab, ECE Department University of California,
More informationAn Update from the LTE/SAE Trial Initiative
Version 1.0 23 January 2009 An Update from the LTE/SAE Trial Initiative ATIS LTE Towards Mobile Broadband 26-27 January 2009 www.lstiforum.org 1 Contents LSTI s Objectives Who s involved? LSTI Activities
More informationWhite Paper Stratix III Programmable Power
Introduction White Paper Stratix III Programmable Power Traditionally, digital logic has not consumed significant static power, but this has changed with very small process nodes. Leakage current in digital
More informationLecture 04 CSE 40547/60547 Computing at the Nanoscale Interconnect
Lecture 04 CSE 40547/60547 Computing at the Nanoscale Interconnect Introduction - So far, have considered transistor-based logic in the face of technology scaling - Interconnect effects are also of concern
More informationHardware-Software Co-Design Cosynthesis and Partitioning
Hardware-Software Co-Design Cosynthesis and Partitioning EE8205: Embedded Computer Systems http://www.ee.ryerson.ca/~courses/ee8205/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer
More informationLow Power System-On-Chip-Design Chapter 12: Physical Libraries
1 Low Power System-On-Chip-Design Chapter 12: Physical Libraries Friedemann Wesner 2 Outline Standard Cell Libraries Modeling of Standard Cell Libraries Isolation Cells Level Shifters Memories Power Gating
More information2010 IRI Annual Meeting R&D in Transition
2010 IRI Annual Meeting R&D in Transition U.S. Semiconductor R&D in Transition Dr. Peter J. Zdebel Senior VP and CTO ON Semiconductor May 4, 2010 Some Semiconductor Industry Facts Founded in the U.S. approximately
More informationNikon Medium Term Management Plan
NIKON CORPORATION Mar.30,2006 Nikon Medium Term Management Plan March 30, 2006 NIKON CORPORATION This presentation contains forward-looking statements with respect to future results, performance and achievements
More informationLecture #2 Solving the Interconnect Problems in VLSI
Lecture #2 Solving the Interconnect Problems in VLSI C.P. Ravikumar IIT Madras - C.P. Ravikumar 1 Interconnect Problems Interconnect delay has become more important than gate delays after 130nm technology
More informationWireless Power Solution
Wireless Power Solution Jeff McCreary President and CEO Analog Semiconductor Forum October 8, 2013 PAGE 1 AGENDA IDT: Who We Are The Next Killer Application Wireless Power User Benefits Market Opportunities
More informationParallel Computing 2020: Preparing for the Post-Moore Era. Marc Snir
Parallel Computing 2020: Preparing for the Post-Moore Era Marc Snir THE (CMOS) WORLD IS ENDING NEXT DECADE So says the International Technology Roadmap for Semiconductors (ITRS) 2 End of CMOS? IN THE LONG
More informationUWB: A High-Speed Wireless PAN Technology
UWB: A High-Speed Wireless PAN Technology Fred Bhesania Program Manager fredbh @ microsoft.com Microsoft Corporation Brad Hosler Wireless USB Architect brad.w.hosler @ intel.com Intel Corporation Session
More informationMotorola s Wireless Broadband Point-to-Point Solutions. The PTP 100, 400 & 600 Series Part of Motorola s MOTOwi4 portfolio
Motorola s Wireless Broadband Point-to-Point Solutions The PTP 100, 400 & 600 Series Part of Motorola s MOTOwi4 portfolio High-Speed Point-to-Point Solutions Engineered for Simple-to-Complex Applications
More informationResearch in Support of the Die / Package Interface
Research in Support of the Die / Package Interface Introduction As the microelectronics industry continues to scale down CMOS in accordance with Moore s Law and the ITRS roadmap, the minimum feature size
More information22. VLSI in Communications
22. VLSI in Communications State-of-the-art RF Design, Communications and DSP Algorithms Design VLSI Design Isolated goals results in: - higher implementation costs - long transition time between system
More informationBest practice in participation in ECSEL Calls. Recommendations to prospective Bulgarian participants.
Best practice in participation in ECSEL Calls. Recommendations to prospective Bulgarian participants. Zlatko Petrov Honeywell Aerospace Advanced Technology zlatko.petrov@honeywell.com petrov.zlatko@gmail.com
More informationDual core architecture with custom N-PLC optimized DSP and Data Link Layer / Application 32bit controller
SM2480 Integrated N-PLC SCADA Controller for Solar Micro-inverters and Smart Ballasts Communication technology by: Semitech Semiconductor Product Overview The SM2480 is a highly integrated Supervisory
More informationMeasurement Results for a High Throughput MCM
Measurement Results for a High Throughput MCM Funding: Paul Franzon Toby Schaffer, Alan Glaser, Steve Lipa North Carolina State University paulf@ncsu.edu www.ece.ncsu.edu/erl Outline > Heterogeneous System
More informationSilicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap
Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap Peter De Dobbelaere Luxtera Inc. 09/19/2016 Luxtera Proprietary www.luxtera.com Luxtera Company Introduction $100B+ Shift
More informationCREE POWER PRODUCTS 2012 REVOLUTIONIZING POWER ELECTRONICS WITH SILICON CARBIDE
CREE POWER PRODUCTS 2012 REVOLUTIONIZING POWER ELECTRONICS WITH SILICON CARBIDE Cree, the silicon carbide expert, is leading the power semiconductor revolution. Cree, an innovator of semiconductors for
More informationcommunication systems Almaty, Kazakhstan, 5-7 September 2012 Konstantin Lanin
Prospects for use of the Ka-band by satellite communication systems Almaty, Kazakhstan, 5-7 September 2012 Konstantin Lanin 1 H45942 5/12/2011 Agenda About Hughes About Ka-Band Considerations of Ka-Band
More informationMore Moore: Does It Mean Mixed-Signal Integration or Dis-Integration?
More Moore: Does It Mean Mixed-Signal Integration or Dis-Integration? Ravi Subramanian, Ph.D. Berkeley Design Automation, Inc. 2013 Berkeley Design Automation, Inc. 1 Outline Introduction Structural Shift
More informationRuixing Yang
Design of the Power Switching Network Ruixing Yang 15.01.2009 Outline Power Gating implementation styles Sleep transistor power network synthesis Wakeup in-rush current control Wakeup and sleep latency
More informationProject: IEEE P Working Group for Wireless Personal Area Networks N
Project: IEEE P802.15 Working Group for Wireless Personal Area Networks N (WPANs) Title: [The Scalability of UWB PHY Proposals] Date Submitted: [July 13, 2004] Source: [Matthew Welborn] Company [Freescale
More informationAnalog front-end electronics in beam instrumentation
Analog front-end electronics in beam instrumentation Basic instrumentation structure Silicon state of art Sampling state of art Instrumentation trend Comments and example on BPM Future Beam Position Instrumentation
More informationIntel Demonstrates High-k + Metal Gate Transistor Breakthrough on 45 nm Microprocessors
Intel Demonstrates High-k + Metal Gate Transistor Breakthrough on 45 nm Microprocessors Mark Bohr Intel Senior Fellow Logic Technology Development Kaizad Mistry 45 nm Program Manager Logic Technology Development
More informationAI Application Processing Requirements
AI Application Processing Requirements 1 Low Medium High Sensor analysis Activity Recognition (motion sensors) Stress Analysis or Attention Analysis Audio & sound Speech Recognition Object detection Computer
More informationFigure 1: System synoptics of Energy Metering application circuit
Complete power metering silicon IP solution by Dolphin Integration: How to specify and integrate successfully a measurement analog front-end including its power computation engine in an energy metering
More informationPackaging Roadmap: The impact of miniaturization. Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007
Packaging Roadmap: The impact of miniaturization Bob Pfahl, inemi Celestica-iNEMI Technology Forum May 15, 2007 The Challenges for the Next Decade Addressing the consumer experience using the converged
More informationCompetitive in Mainstream Products
Competitive in Mainstream Products Bert Koek VP, Business Unit manager 300mm Fabs Analyst Day 20 September 2005 ASML Competitive in mainstream products Introduction Market share Device layers critical
More informationMEDEA+ and Embedded Systems
MEDEA+ and Embedded Systems ARTEMIS Annual Conference 2005 Paris Σ! 2365 Jürgen Deutrich Vice Chaiman of the Board MEDEA+ Applications ARTEMIS ANNUAL CONFERENCE 2005 1. About MEDEA+ 2. MEDEA+ Projects
More informationA European Perspective for Electronic Industry in Latin America
A European Perspective for Electronic Industry in Latin America François Guibert Corporate Vice President, Emerging Markets Region General Manager Electronic, a Global World Security Networking Consumer
More information5by5 Wireless Doubles Spectrum, While Offering the Opportunity for Low Cost Municipal Public Internet
news.inventionshare.com http://news.inventionshare.com/5by5-wireless/5by5-wireless-doubles-spectrum-while-offering-the-opportunity-for-low-cost-municipalpublic-internet/ 5by5 Wireless Doubles Spectrum,
More informationUsing ICEM Model Expert to Predict TC1796 Conducted Emission
Using ICEM Model Expert to Predict TC1796 Conducted Emission E. Sicard (1), L. Bouhouch (2) (1) INSA-GEI, 135 Av de Rangueil 31077 Toulouse France (2) ESTA Agadir, Morroco Contact : etienne.sicard@insa-toulouse.fr
More informationCS 6135 VLSI Physical Design Automation Fall 2003
CS 6135 VLSI Physical Design Automation Fall 2003 1 Course Information Class time: R789 Location: EECS 224 Instructor: Ting-Chi Wang ( ) EECS 643, (03) 5742963 tcwang@cs.nthu.edu.tw Office hours: M56R5
More informationITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations
Workshop on Frontiers of Extreme Computing Santa Cruz, CA October 24, 2005 ITRS MOSFET Scaling Trends, Challenges, and Key Technology Innovations Peter M. Zeitzoff Outline Introduction MOSFET scaling and
More informationTokyo Tech, Sony, JRC and KDDI Labs have jointly developed a 40 GHz and 60 GHz wave-based high-throughput wireless access network
March 1, 2016 News Release Tokyo Institute of Technology Sony Corporation Japan Radio Co. Ltd KDDI R&D Laboratories, Inc. Tokyo Tech, Sony, JRC and KDDI Labs have jointly developed a 40 GHz and 60 GHz
More information3 rd December AI at arago. The Impact of Intelligent Automation on the Blue Chip Economy
Hans-Christian AI AT ARAGO Chris Boos @boosc 3 rd December 2015 AI at arago The Impact of Intelligent Automation on the Blue Chip Economy From Industry to Technology AI at arago AI AT ARAGO The Economic
More informationCHAPTER 1 INTRODUCTION
CHAPTER 1 INTRODUCTION 2 1.1 MOTIVATION FOR LOW POWER CIRCUIT DESIGN Low power circuit design has emerged as a principal theme in today s electronics industry. In the past, major concerns among researchers
More information45nm Foundry CMOS with Mask-Lite Reduced Mask Costs
This work is sponsored in part by the Air Force Research Laboratory (AFRL/RVSE) 45nm Foundry CMOS with Mask-Lite Reduced Mask Costs 21 March 2012 This work is sponsored in part by the National Aeronautics
More informationComputer Aided Design of Electronics
Computer Aided Design of Electronics [Datorstödd Elektronikkonstruktion] Zebo Peng, Petru Eles, and Nima Aghaee Embedded Systems Laboratory IDA, Linköping University www.ida.liu.se/~tdts01 Electronic Systems
More informationOverview and Challenges
RF/RF-SoC Overview and Challenges Fang Chen May 14, 2004 1 Content What is RF Research Topics in RF RF IC Design/Verification RF IC System Design Circuit Implementation What is RF-SoC Design Methodology
More informationDigital Design and System Implementation. Overview of Physical Implementations
Digital Design and System Implementation Overview of Physical Implementations CMOS devices CMOS transistor circuit functional behavior Basic logic gates Transmission gates Tri-state buffers Flip-flops
More informationMarket and technology trends in advanced packaging
Close Market and technology trends in advanced packaging Executive OVERVIEW Recent advances in device miniaturization trends have placed stringent requirements for all aspects of product manufacturing.
More informationNGMP GR740. Status and Roadmap Vision for Future. Roland Weigand European Space Agency. Microelectronics Section
NGMP GR740 Status and Roadmap Vision for Future Roland Weigand European Space Agency Microelectronics Section Microelectronics Section ESA UNCLASSIFIED For Official Use (1) 06. Nov. 2014 History of ESA
More informationN E T W O R K UPGRADE SOLUTIONS UPGRADE YOUR MPT NETWORK YOUR WAY
N E T W O R K UPGRADE SOLUTIONS UPGRADE YOUR MPT NETWORK YOUR WAY It s a fact that circuit-switched analog networks are becoming obsolete, as agencies move to IP-based networks. At the same time, the very
More informationDynamic Semiconductor Years
Dynamic Semiconductor Years PSMC Meeting April 25-27 Director IHS Markit Technology 15 Inverness Way East Englewood, CO 80112 P: +1 303 988 2206 2 IHS Markit Addressing strategic challenges with interconnected
More informationSemiconductor Industry Perspective
Semiconductor Industry Perspective National Academy of Engineering Workshop on the Offshoring of Engineering Washington, D.C. October 25, 2006 Dr. Robert Doering Texas Instruments, Inc. A Few Introductory
More informationThe Foundry Model is Coming to Molecular Diagnostics, Courtesy of the Semiconductor Industry.
The Foundry Model is Coming to Molecular Diagnostics, Courtesy of the Semiconductor Industry. By Wayne Woodard Executive Synopsis In 1981, in a lab on the campus of the University of Southern California,
More informationSmart Metering Communication Network Need, Selection and Comparison
Smart Metering Communication Network Need, Selection and Comparison 1 Communication Technology for Smart Metering- Parameters for Selection Reliability and robustness Performance to meet SLA targets Cost
More informationMeeting the Challenges of Formal Verification
Meeting the Challenges of Formal Verification Doug Fisher Synopsys Jean-Marc Forey - Synopsys 23rd May 2013 Synopsys 2013 1 In the next 30 minutes... Benefits and Challenges of Formal Verification Meeting
More informationExperiences and Benefits of 16nm and 10nm FinFET Development
Experiences and Benefits of 16nm and 10nm FinFET Development Jeff Galloway, Paweł Banachowicz, Michael Kroger, Brian Eplett, Andrew Cole, Randy Caplan Silicon Creations Process Experience Silicon Creations
More information