MEDEA+ and Embedded Systems
|
|
- Kellie Fox
- 6 years ago
- Views:
Transcription
1 MEDEA+ and Embedded Systems ARTEMIS Annual Conference 2005 Paris Σ! 2365 Jürgen Deutrich Vice Chaiman of the Board MEDEA+ Applications
2 ARTEMIS ANNUAL CONFERENCE About MEDEA+ 2. MEDEA+ Projects for Embedded Systems 3. Planning the Future with Embedded Systems: a MEDEA+/ ARTEMIS Vision
3 1. About MEDEA+
4 About MEDEA+ JESSI ( ) helped European companies to be back in the race in Technology MEDEA ( ) strengthened R&D cooperation of System suppliers and Semiconductor manufacturers MEDEA+ ( ) will help Europe to become a leader in System Innovation on Silicon thus contributing to accelerate Europe s transition into an Information Society
5 MEDEA+: Objectives (2000)...within the EUREKA frame of national governments, driven by industry needs in a bottom-up flexible approach involving the key European actors in the microelectronics value chain from Equipment & Materials suppliers to Semiconductor manufacturers and System Houses, incl. Universities and Research Institutes with approximately 2,500 researchers per year and a forecasted cost of approximately 500 M per year, shared between participants and Public Authorities aiming at : helping Europe to become a leader in System Innovation on Silicon
6 MEDEA+ snapshot E! 2365 ( ) over 20,000 PYs more than 340 partners from 21 countries 25 projects successfully ended until 2004, 26 ongoing, 18 just starting 2 sub-programs, 11 work areas funding shared by partners (65%) / Nat. PAs (35%) main contributors: FR=40%, DE=18%, NL=18%, IT=7%, BE=7%, AT=3%, ES=2%, SW=1% main achievements to-date: 3 European IC cies firmly in top-10, 1 European leader for lithography equipment, solid IP base for all processes (CMOS 90nm, e-memories, SiGe, SoI, analog), design tools and libraries of dedicated cells, chip sets for advanced applications (secured smart cards, broadband access, xdsl, storage, ). More to come for security and safety, user needs,...
7 MEDEA+ Projects Split per Work Areas (Phase1) N. projects PersonYears A1 High speed Comms.systems A2 ICE terminals A3 Smart cards for secure Internet A4 Automotive A5 Design methodologies A6 Security "APPLICATIONS" T1 Enabling IC techno. for Applis % directly supports Applications T2 IC technology integration T3 Other Equipment T4 Lithography T5 Packaging 1 45 "TECHNOLOGIES" TOTAL
8 MEDEA+ potential contributions The future of the European microelectronics industry : a pamphlet for enhancing public support to microelectronics MEDEA+ Scientific Committee reports: Benchmark of academic systems: Europe vs. USA, Heterogeneity on silicon, Multimedia interfaces, Bio-chips, Manufacturing and Science Road mapping as a tool for programme structuring and calls for project proposals: Design Automation roadmap (release 4, July 2003) and EDA Conferences (annual) Applications Technology Roadmap (release 1, November 2003)
9 MEDEA+ EDA Roadmap The 4th release is published. The first document was issued in 2000, to respond the need of a symmetrical treatment of EDA issues vs. the process technology (ITRS roadmap) New domains covered in the 4th release: Virtual system simulation for formal system spec definition validated through «usages» SoC front-end from System Level to RTL Hardware Dependent Software design efficiency increase SoC top-down methodology with constraint propagation down to implementation Design for Manufacturability (fast process ramp-up for early SoC design and production in 90nm/50nm) The 5th release of the Roadmap is under preparation MEMS design
10 Applications Technology Roadmap A new type of Roadmap Reversal of supply and demand Starting from the envisaged needs of the end-user in 2012 Identification of enabling applications technologies that are needed for the realisation of the relevant enduser needs in 2012 The MEDEA+ Applications Technology Roadmap can be ordered on-line: section: publications
11 MEDEA+ status, phase 1&2 (PY) 69 projects, Total for : 19,205 PY 344* partners 21 participating countries * companies active in more than 1 country are counted once
12 EUROPE at work for nanoelectronics EUREKA Participation in MEDEA+ projects 25% 27% 39% Universities SMEs 9% Institutes Large Groups MEDEA+ Countries (21) SMEs= 14% of all Person.Year resources Other countries in EUREKA (total 35)
13 2. MEDEA+ Projects for Embedded Systems
14 MEDEA+ Projects for Embedded Systems 1. The scope of 18 Projects out of 36 in MEDEA+ Applications is related to Embedded Systems 2. Themes of the projects are System Level Design, EDA for Systems with very high complexity, Communications, ICT-Terminals, Automotive, Smart Cards, Security 3. The following extract from the projects SpeAC and INCA are just two examples
15 MEDEA+Projects for Embedded Systems Specification and Algorithm/Architecture-Co Co-Design for Highly Complex Applications in Automotive and Communication SpeAC
16 SPeAC Overall Goal and Benefits Goal Define and test the new system-level design flow with solutions provided by the project and with real applications Y model Common approach within different domains and between partners Collect design practices from system houses (to define next generation SLD flows and tools) ; task 1.0 not covered due to funding situation Benefits Approach getting more maturity (a lot of new solutions but not mature yet) Shared directions for SLD between partners Proven on real applications Productivity increase and/or Management of new system complexity
17 SpeAC: The System-level Design Flow Module View Platform/Chip View Embedded System Requirements Simulink, UML, SystemC, C/C++, SDL Spec. Abstraction Level Untimed Design Entry/Modeling Techniques C/C++ SystemC Matlab Simulink abstracted timing & power models (transaction-based) Implement Models Characterize Perf. & Power Platform Function System Integration Platform Architecture Perf. & Power Analysis & Platform Conf. Communication Refinement Communication Integration and Synthesis SoC Platform Configuration Design Export Embedded Software RTL/analog Software Assembly Hardware Assembly Timed/Clocked Implementation Models Emb. SW Integration Hier. RTL Design Plan. Hardware/Software Co-Verification Synthesis, Place & Route Hierarchical Implementation
18 SpeAC Application: Exposure Control Unit (ECU) for Driver assistance Digital image sensor Image frames 256 x 512 Pixel 256 grey scales gain, offset integration time Histogram calculation DP-RAM Threshold calculation I 2 C Interface gain, offset integration time Control unit dark_index bright_index ECU
19 SpeAC-Application: Power Windows System Software Power stages Bus interface Lin/CAN C/C++ Model SystemC Model µc Gate Driver DC Motor Hall sensor ISS Model Link
20 MEDEA+ Projects for Embedded Systems The goal of INCA is To develop new Physical layer components and systems for advanced xdsl (Digital Suscriber Line) systems To set up a demonstrator of a xdsl platform, transmitting highspeed multiple sources data-stream over the existing copper line To bring chipsets and systems developed within INCA to the Open market To position European Industries of Semi-conductor, OEM, Telecom in the leading edge
21 INCA What is the key to success? Advanced DSP algorithms System Architecture Expertise SoC design methodology & tools Powerful engines DSP & MCU cores Broad range of silicon process Advanced xdsl chipsets System Integration Xdsl demonstrators Advanced Error Correction codes Modem SW expertise Optimal HW/SW partitionning Broad IP blocks portfolio World-class volume manufacturing
22 Major silicon realisations in INCA Line driver for ADSL- CPE0.35µm BiCMOS (real: ESAT-KU Leuven) Line driver for ADSL- COBCD5 process (real: ST Micro) 4-port ADSL-CO digital chip0.13µm CMOS (real: Alcatel Micro)
23 3. Planning the future with Embedded Systems a MEDEA+ / ARTEMIS Vision
24 The global approach: Applications domains and Enabling technologies European Leadership in Nanoelectronics Applications domains at 2015 horizon Technology modules System EDA Enabling Technologies More of Moore Enabling Technologies More than Moore
25 Three main domains More of Moore Compute More than Moore Interact with user and environment Embedded Systems ARTEMIS
26 More of Moore - one pillar of the initiative for leadership Up-side : microelectronics everywhere Health Aeronautic s Computer Consumer Telecom Data Storage Automotive
27 More than Moore - one pillar of the initiative for leadership interactivity interactivity computing computing awareness awareness autonomy autonomy connectivity connectivity
28 Candidates for European leadership Initiatives Applications Domains Ensure personal and public Safety and Security Personal Emergency Systems Information based Society Broadband Services without compromise Provide highest quality Media Entertainmen t Accessible anywhere & anytime Secure Data Access for the mobile Society Wireless Access more comfort but as easy as Wired Social and Health Solutions for the ageing Society Individual Health monitoring Towards 100% Safety on the Road Safe Driving Protection against Crime and Terrorism Next Generation Networks Content Protection Encryption for Security Real-Time Diagnostics Safe Cars Secure Home Environment Service Roaming by seamless Networks Content with best Quality (e.g. HDTV) Protected and always available Internet Bio-chips, Body- Sensors Fail-safe incar communication Enabling Technologies More of Moore More than Moore Low power Design Automation
29 The Technology Lifestyle of the 21st Century: is centered around Home Networks and the need for security Entertainment Home Office Kids Home control Home Gateway Internet xdsl
30 Social & Health Solutions : MT/LT Goals Source: IEEE Dec 2004
31 Solutions for the aging society Semiconductors implanted in the human body can improve quality of life Hearing aid implanted Artificial vision Pacemaker Artificial liver Identification Insulin dispenser
32 Auto safety: vision and challenge Accident-free road traffic Much can be done in the few moments before an impending accident Predictive safety systems supporting driver s reaction Active interaction in case of no driver s reaction EU: To halven the road toll/year within 10 years
33 Auto safety: the answer A car cocoon Networked Cars
34 R&D cooperation towards better efficiency 1 Europe 1 Agenda ETP examples: ENIAC for Nanoelectronics FP7 JTI for ETP EUREKA Artemis for Embedded systems National ETP: European Technology Platform for building-up Strategic Research Agenda JTI: Joint Technology Initiative for implementation and execution of R&D projects
Framework Programme 7
Framework Programme 7 1 Joining the EU programmes as a Belarusian 1. Introduction to the Framework Programme 7 2. Focus on evaluation issues + exercise 3. Strategies for Belarusian organisations + exercise
More informationARTEMIS The Embedded Systems European Technology Platform
ARTEMIS The Embedded Systems European Technology Platform Technology Platforms : the concept Conditions A recipe for success Industry in the Lead Flexibility Transparency and clear rules of participation
More informationClusters in EUREKA > 2
Clusters in EUREKA > 2 Source: EUREKA 25 year overview (2011) EUREKA clusters, status end 2011: 120 running projects with a total effort of more than 15000 PY and a total budget of more than 2 B Labelled
More informationARTEMIS Industry Association
The innovation strategy is to strengthen the application contexts, based upon offers your R&I members Go to to apply for More members make the is an excellent members enjoy Members are able to join the
More informationBeyond Moore the challenge for Europe
Beyond Moore the challenge for Europe Dr. Alfred J. van Roosmalen Vice-President Business Development, NXP Semiconductors Company member of MEDEA+/CATRENE/AENEAS/Point-One FIT-IT 08 Spring Research Wien,
More informationHardware-Software Co-Design Cosynthesis and Partitioning
Hardware-Software Co-Design Cosynthesis and Partitioning EE8205: Embedded Computer Systems http://www.ee.ryerson.ca/~courses/ee8205/ Dr. Gul N. Khan http://www.ee.ryerson.ca/~gnkhan Electrical and Computer
More informationITRS Update (and the European situation) Mart Graef Delft University of Technology
ITRS Update (and the European situation) Mart Graef Delft University of Technology Overview Roadmapping: Moore s Law & More than Moore Europe and the Roadmap Beyond CMOS: Nano-Tec Infrastructures: ENI2
More informationJU Electronic Components and Systems for European Leadership (ECSEL) Johann Massoner Infineon Technologies Austria AG
JU Electronic Components and Systems for European Leadership (ECSEL) Johann Massoner Infineon Technologies Austria AG Electronics everywhere and indispensible 10.6.2013 Page 2 Speech: Electronics for Europe:
More informationPerspectives of Embedded Systems Engineering in the EU framework programme for research
Perspectives of Embedded Systems Engineering in the EU framework programme for research ARTEMIS Spring meeting 2012 Nürnberg, 29 February 2012 Dr. Werner Steinhögl Project Officer Embedded Systems and
More informationFP7 ICT Work Programme
FP7 ICT Work Programme 2011-12 Focus on ICT Call 8 and PPP Calls Alessandro Barbagli European Commission Head of Sector - ICT Operations Roma 9 September 2011 Disclaimer: The aim of this presentation is
More informationICT Micro- and nanoelectronics technologies
EPoSS Proposers' Day, 2 Feb 2017, Brussels ICT 31-2017 Micro- and nanoelectronics technologies Eric Fribourg-Blanc, Henri Rajbenbach, Andreas Lymberis European Commission DG CONNECT (Communications Networks,
More informationEU-Russia Meeting on R&D Collaboration Moscow, 25 September 2007
EU-Russia Meeting on R&D Collaboration Moscow, 25 September 2007 The FP7 ICT Theme Components & Systems Dr Erastos Filos European Commission Information Society and Media Directorate-General EF_Comp+Syst_FP7ICT_25Sep07-1
More informationSmart Components and Smart Systems Integration
Smart Components and Smart Systems Integration in the ICT Work Programme 2011-2012 Francisco Javier Bonal Georg Kelm Francisco Ibáñez Information Event Brussels, 11 October 2010 1 Smart Systems and Smart
More informationAre innovative sensor concepts included in the funding programmes of the EU and Germany? Dr. Bernhard Ruf, VDI/VDE-IT
Are innovative sensor concepts included in the funding programmes of the EU and Germany? Dr. Bernhard Ruf, VDI/VDE-IT VDI/VDE IT: Who we are? Company Employees: ca. 270 Turnover (2012): 24,8 Mio. Share
More informationComputer Aided Design of Electronics
Computer Aided Design of Electronics [Datorstödd Elektronikkonstruktion] Zebo Peng, Petru Eles, and Nima Aghaee Embedded Systems Laboratory IDA, Linköping University www.ida.liu.se/~tdts01 Electronic Systems
More informationPolicy-Based RTL Design
Policy-Based RTL Design Bhanu Kapoor and Bernard Murphy bkapoor@atrenta.com Atrenta, Inc., 2001 Gateway Pl. 440W San Jose, CA 95110 Abstract achieving the desired goals. We present a new methodology to
More informationEmbedded Sensors. We can offer you complete solutions for intelligent integrated sensor systems.
FRAUNHOFER-Institute For integrated Circuits IIS INTEGRATED CIRCUITS AND SYSTEMS ICS FROM AN IDEA TO A FINISHED PRODUCT WE ARE: CUSTOMER- ORIENTED PROFESSIONAL TIME-TO-MARKET- FOCUSED NETWORKED WE OFFER:
More information22. VLSI in Communications
22. VLSI in Communications State-of-the-art RF Design, Communications and DSP Algorithms Design VLSI Design Isolated goals results in: - higher implementation costs - long transition time between system
More informationLecture 1, Introduction and Background
EE 338L CMOS Analog Integrated Circuit Design Lecture 1, Introduction and Background With the advances of VLSI (very large scale integration) technology, digital signal processing is proliferating and
More informationDatorstödd Elektronikkonstruktion
Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80
More informationFacing Moore s Law with Model-Driven R&D
Facing Moore s Law with Model-Driven R&D Markus Matthes Executive Vice President Development and Engineering, ASML Eindhoven, June 11 th, 2015 Slide 2 Contents Introducing ASML Lithography, the driving
More informationAnalog front-end electronics in beam instrumentation
Analog front-end electronics in beam instrumentation Basic instrumentation structure Silicon state of art Sampling state of art Instrumentation trend Comments and example on BPM Future Beam Position Instrumentation
More information2020 at the Horizon. Upcoming calls in Electronics. "Competitive Electronics Industry" "Digital Industry" "CONNECT"
2020 at the Horizon Upcoming calls in Electronics Andreas Lymberis-Henri Rajbenbach Unit A3: Directorate: Directorate General: "Competitive Electronics Industry" "Digital Industry" "CONNECT" Electronic
More informationCS 6135 VLSI Physical Design Automation Fall 2003
CS 6135 VLSI Physical Design Automation Fall 2003 1 Course Information Class time: R789 Location: EECS 224 Instructor: Ting-Chi Wang ( ) EECS 643, (03) 5742963 tcwang@cs.nthu.edu.tw Office hours: M56R5
More informationSTM RH-ASIC capability
STM RH-ASIC capability JAXA 24 th MicroElectronic Workshop 13 th 14 th October 2011 Prepared by STM Crolles and AeroSpace Unit Deep Sub Micron (DSM) is strategic for Europe Strategic importance of European
More informationIRIDA Labs Your eyes to the future
IRIDA Labs Your eyes to the future Delivering compact solutions... for complex vision applications Χρήστος Θεοχαράτος Key Facts 2 IRIDA Labs is operational from 2009. Today 8 people, all with strong engineering
More informationTechnology Transfers Opportunities, Process and Risk Mitigation. Radhika Srinivasan, Ph.D. IBM
Technology Transfers Opportunities, Process and Risk Mitigation Radhika Srinivasan, Ph.D. IBM Abstract Technology Transfer is quintessential to any technology installation or semiconductor fab bring up.
More informationAI Application Processing Requirements
AI Application Processing Requirements 1 Low Medium High Sensor analysis Activity Recognition (motion sensors) Stress Analysis or Attention Analysis Audio & sound Speech Recognition Object detection Computer
More informationDigital Systems Design
Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level
More informationCourse Outcome of M.Tech (VLSI Design)
Course Outcome of M.Tech (VLSI Design) PVL108: Device Physics and Technology The students are able to: 1. Understand the basic physics of semiconductor devices and the basics theory of PN junction. 2.
More informationRESPONSIBILITY OF THE SEMICONDUCTOR DESIGN INFRASTRUCTURE
RESPONSIBILITY OF THE SEMICONDUCTOR DESIGN INFRASTRUCTURE C O N S U L T I N G I N E L E C T R O N I C D E S I G N Lucio Lanza gave a keynote at IC CAD 2010 that caught a lot of people s attention. In that
More informationA European Perspective for Electronic Industry in Latin America
A European Perspective for Electronic Industry in Latin America François Guibert Corporate Vice President, Emerging Markets Region General Manager Electronic, a Global World Security Networking Consumer
More informationVisvesvaraya Technological University, Belagavi
Time Table for M.TECH. Examinations, June / July 2017 M. TECH. 2010 Scheme 2011 Scheme 2012 Scheme 2014 Scheme 2016 Scheme [CBCS] Semester I II III I II III I II III I II IV I II Time Date, Day 14/06/2017,
More informationIntroduction to CMC 3D Test Chip Project
Introduction to CMC 3D Test Chip Project Robert Mallard CMC Microsystems Apr 20, 2011 1 Overview of today s presentation Introduction to the project objectives CMC Why 3D chip stacking? The key to More
More informationChanging the Approach to High Mask Costs
Changing the Approach to High Mask Costs The ever-rising cost of semiconductor masks is making low-volume production of systems-on-chip (SoCs) economically infeasible. This economic reality limits the
More informationSHAPING THE FUTURE OF IOT: PLATFORMS FOR CO-CREATION, RAPID PROTOTYPING AND SUCCESSFUL INDUSTRIALIZATION
SHAPING THE FUTURE OF IOT: PLATFORMS FOR CO-CREATION, RAPID PROTOTYPING AND SUCCESSFUL INDUSTRIALIZATION Dr. Julian Bartholomeyczik Head of Software Development Bosch Connected Devices and Solutions GmbH
More informationThe Automotive Council Managing the Automotive Transformation
The Automotive Council Managing the Automotive Transformation Dr. Graham Hoare Ford Motor Company Chair Automotive Council Technology Group AESIN Conference 20 th October 2016 www.automotivecouncil.co.uk
More informationICT : Internet of Things and Platforms for Connected Smart Objects
LEIT ICT WP2014-15 ICT 30 2015: Internet of Things and Platforms for Connected Smart Objects Peter Friess (peter.friess@ec.europa.eu), Network Technologies Werner Steinhoegl (werner.steinhoegl@ec.europa.eu),
More informationField Operational Tests In FP7
FESTA Final Workshop 29 April 2009 Field Operational Tests In FP7 Fabrizio Minarini Head of Sector ICT for Transport Directorate General Information Society and Media European Commission History of Research
More information5G R&D at Huawei: An Insider Look
5G R&D at Huawei: An Insider Look Accelerating the move from theory to engineering practice with MATLAB and Simulink Huawei is the largest networking and telecommunications equipment and services corporation
More informationHorizon 2020 ICT Robotics Work Programme (draft - Publication: 20 October 2015)
NCP TRAINING BRUSSELS 07 OCTOBER 2015 1 Horizon 2020 ICT Robotics Work Programme 2016 2017 (draft - Publication: 20 October 2015) Cécile Huet Deputy Head of Unit Robotics Directorate General for Communication
More informationRecent Developments in Multifunctional Integration. Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD
Recent Developments in Multifunctional Integration Stephan Guttowski, Head of Technology Park»Heterointegration«, Fraunhofer FMD Founding Participants 2 One-Stop-Shop for developments from wafer technologies
More informationAssessment of Smart Machines and Manufacturing Competence Centre (SMACC) Scientific Advisory Board Site Visit April 2018.
Assessment of Smart Machines and Manufacturing Competence Centre (SMACC) Scientific Advisory Board Site Visit 25-27 April 2018 Assessment Report 1. Scientific ambition, quality and impact Rating: 3.5 The
More informationARTEMIS ADVANCED RESEARCH & TECHNOLOGY FOR EMBEDDED INTELLIGENT SYSTEMS INDUSTRY ASSOCIATION. Industry Association
ARTEMIS INDUSTRY ASSOCIATION Industry Association ADVANCED RESEARCH & TECHNOLOGY FOR EMBEDDED INTELLIGENT SYSTEMS WHO WE ARE ARTEMIS Industry Association is a membership organisation with more than 170
More informationArtemis for researchers? Werner Damm Chairman Artemis Center of Innovation Excellence for Transportation Chairman SafeTRANS
Artemis for researchers? Werner Damm Chairman Artemis Center of Innovation Excellence for Transportation Chairman SafeTRANS 2 Structure of Presentation About OFFIS About Artemis Chances and Benefits for
More informationRick Clemmer Media briefing in China. Rick Clemmer, President & CEO NXP Semiconductors March 19, 2012 Shanghai
Rick Clemmer Media briefing in China Rick Clemmer, President & CEO NXP Semiconductors March 19, 2012 Shanghai Today s agenda NXP update Share our vision Zoom in China 2 NXP Semiconductors NXP Semiconductors
More informationSéminaire Supélec/SCEE
Séminaire Supélec/SCEE Models driven co-design methodology for SDR systems LECOMTE Stéphane Directeur de thèse PALICOT Jacques Co-directeur LERAY Pierre Encadrant industriel GUILLOUARD Samuel Outline Context
More informationEDA for IC System Design, Verification, and Testing
EDA for IC System Design, Verification, and Testing Edited by Louis Scheffer Cadence Design Systems San Jose, California, U.S.A. Luciano Lavagno Cadence Berkeley Laboratories Berkeley, California, U.S.A.
More informationLecture 1: Introduction to Digital System Design & Co-Design
Design & Co-design of Embedded Systems Lecture 1: Introduction to Digital System Design & Co-Design Computer Engineering Dept. Sharif University of Technology Winter-Spring 2008 Mehdi Modarressi Topics
More informationInformation & Communication Technologies
Madrid, 10/4/2007 1ª CONFERENCIA DEL VII PROGRAMA MARCO DE I+D Una oportunidad para investigar e innovar en cooperación Information & Communication Technologies Jesús Villasante Head of Unit Software &
More informationInformation Society Technologies in the 6th Framework Programme. Tom Bo Clausen Project Officer European Commission, IST programme Embedded Systems
Information Society Technologies in the 6th Framework Programme Tom Bo Clausen Project Officer European Commission, IST programme Embedded Systems Outline of presentation What is a Framework Programme?
More information«Single European Semiconductor Strategy: Industry s Vision for Europe»
«Single European Semiconductor Strategy: Industry s Vision for Europe» Alain Astier STMicroelectronics Silicon Technology & Manufacturing Group Vice-President Strategic Programs SEMI BRUSSELS FORUM, MAY
More informationShandong Government Suggestions on Implementing New Document 4 to Speed up IC Industry Development
Shandong Government Suggestions on Implementing New Document 4 to Speed up IC Industry Development Guiding Ideas, Basic Principles and Development Goals: 1. Guiding ideas: Implement plans and policies
More informationSummary of Fujitsu SoC Technology and Related Business
Summary of Fujitsu SoC Technology and Related Business V Joji Murakami (Manuscript received November 18, 2005) The system-on-a-chip (SoC) first appeared in the LSI market about 12 years ago. Since that
More informationInterested candidates, please send your resumes to and indicate the job title in subject field.
Senior/Test Engineer Responsible for preparing the Production Testpackages (Hardware and Software), and Qualification Testprograms Prepares test specifications and hardware (Probecard, Loadboard) design
More informationConclusions on the future of information and communication technologies research, innovation and infrastructures
COUNCIL OF THE EUROPEAN UNION Conclusions on the future of information and communication technologies research, innovation and infrastructures 2982nd COMPETITIVESS (Internal market, Industry and Research)
More information1. Introduction. Institute of Microelectronic Systems. Status of Microelectronics Technology. (nm) Core voltage (V) Gate oxide thickness t OX
Threshold voltage Vt (V) and power supply (V) 1. Introduction Status of s Technology 10 5 2 1 0.5 0.2 0.1 V dd V t t OX 50 20 10 5 2 Gate oxide thickness t OX (nm) Future VLSI chip 2005 2011 CMOS feature
More informationStatus and Perspectives of the European Semiconductor Industry. Andreas Wild
Status and Perspectives of the European Semiconductor Industry Andreas Wild Content 1. 2011 for the European Semiconductors Industry 2. Public-Private Partnership 3. Key Enabling Technologies: Pilot Lines
More informationCompany Presentation. October 2017
Company Presentation October 2017 A global semiconductor leader 2016 revenues of $6.97B Listed: NYSE, Euronext Paris and Borsa Italiana, Milan Who We are 2 Research & Development Main Sales & Marketing
More informationLies, Damned Lies and Hardware Verification. Mike Bartley, Test and Verification Solutions
Lies, Damned Lies and Hardware Verification Mike Bartley, Test and Verification Solutions mike@tandvsolns.co.uk Myth 1: Half of all chip developments require a re-spin, three quarters due to functional
More informationEUROCHIP-EUROPRACTICE 20 Years of Design Support for European Universities
EUROCHIP-EUROPRACTICE 20 Years of Design Support for European Universities Carl Das Europractice Service imec Leuven, Belgium Carl.Das@imec.be John McLean Europractice Service STFC/Rutherford Appleton
More informationAgeing Well in the Information Society
Ageing Well in the Information Society 11th EU Hitachi Science and Technology Forum Ageing Society and Technology, Munich, 26-27 April, 2008 Peter Wintlev-Jensen ICT addressing Societal Challenges DG Information
More informationFuture and Emerging Technologies. Ales Fiala, Head of Unit C2 European Commission - DG CONNECT Directorate C - Excellence in Science
Future and Emerging Technologies Ales Fiala, Head of Unit C2 European Commission - DG CONNECT Directorate C - Excellence in Science FET in Horizon 2020 Excellent Science pillar in H2020 European Research
More informationLow-Power VLSI. Seong-Ook Jung VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering
Low-Power VLSI Seong-Ook Jung 2013. 5. 27. sjung@yonsei.ac.kr VLSI SYSTEM LAB, YONSEI University School of Electrical & Electronic Engineering Contents 1. Introduction 2. Power classification & Power performance
More information2020 at the Horizon. Upcoming calls in Electronics. "Competitive Electronics Industry" "Digital Industry" "CONNECT"
2020 at the Horizon Upcoming calls in Electronics Andreas Lymberis-Henri Rajbenbach Unit A3: Directorate: Directorate General: "Competitive Electronics Industry" "Digital Industry" "CONNECT" Electronic
More informationA START-UP S PROSPECTIVE TO TECHNOLOGY CHOICE AND IC DEVELOPMENT IN DEEP SUBMICRON CMOS
A START-UP S PROSPECTIVE TO TECHNOLOGY CHOICE AND IC DEVELOPMENT IN DEEP SUBMICRON CMOS JED Hurwitz CTO & VP Engineering, Gigle Semiconductor 14 May 2008 CONTENTS OF TALK Who am I Aspects of a successful
More informationEE382V: Embedded System Design and Modeling
EE382V: Embedded System Design and - Introduction Andreas Gerstlauer Electrical and Computer Engineering University of Texas at Austin gerstl@ece.utexas.edu : Outline Introduction Embedded systems System-level
More informationRobotics: from FP7 to Horizon Libor Král, Head of Unit Unit A2 - Robotics DG Communication Networks, Content and Technology European Commission
Robotics: from FP7 to Horizon 2020 Libor Král, Head of Unit Unit A2 - Robotics DG Communication Networks, Content and Technology European Commission Robotics in Regions 30 October 2013 Key issues research
More informationEuropean Robotics Research: Achievements and challenges
European Robotics Research: Achievements and challenges Libor Král, Head of Unit, CONNECT A2 Robotics European Commission IROS 2012 Vila Moura, Algarve, Portugal 9 October 2012 European robotics research
More informationFaurecia : Smart Life on board An innovative company
Faurecia : Smart Life on board An innovative company Anna Rossi December 6,th, 2017 Les interactions confort et santé dans l habitacle automobile Faurecia is a leading equipment manufacturer 35 countries
More informationFunding Perspectives for Cyber- Physical Systems in Horizon 2020
Funding Perspectives for Cyber- Physical Systems in Horizon 2020 Firenze, 13 December 2013 Werner Steinhögl Programme Officer- Complex Systems & Advanced Computing European Commission - DG CONNECT A3 1
More informationVLSI System Testing. Outline
ECE 538 VLSI System Testing Krish Chakrabarty System-on-Chip (SOC) Testing ECE 538 Krish Chakrabarty 1 Outline Motivation for modular testing of SOCs Wrapper design IEEE 1500 Standard Optimization Test
More informationImage sensor combining the best of different worlds
Image sensors and vision systems Image sensor combining the best of different worlds First multispectral time-delay-and-integration (TDI) image sensor based on CCD-in-CMOS technology. Introduction Jonathan
More informationCompany Presentation. January 2018
Company Presentation January 2018 A global semiconductor leader 2017 revenues of $8.35B with yearon-year growth of 19.7% Listed: NYSE, Euronext Paris and Borsa Italiana, Milan Who We Are 2 Research & Development
More informationDigitising European Industry. Strengthening competitiveness in digital technologies value chains and platforms
Digitising European Industry Strengthening competitiveness in digital technologies value chains and platforms #DigitiseEU Peter Droell and Khalil Rouhana European Commission DG RTD and DG CONNECT Pan-European
More informationSILICON EUROPE THE LEADERS FOR INNOVATIVE ELECTRONICS & SOFTWARE TECHNOLOGIES
011 1111 1 0000 0000 01 1011 1111 111 1010 1101 001 0111 1111 100 1101 0010 00 SILICON EUROPE THE LEADERS FOR INNOVATIVE ELECTRONICS & SOFTWARE TECHNOLOGIES WHAT CAN DO FOR YOU? A one-stop shop for creative
More informationInitiatives to accelerate the deployment of Industry 4.0
Initiatives to accelerate the deployment of Industry 4.0 Dr. Pierre Padilla, IDEA Consult ERRIN ADMA Working Group Tuesday, 20 June 2017 Brussels With the Support of Agenda 1. The Vanguard Initiative 2.
More informationPramod Kumar Naik Senior Application Engineer MathWorks Products
MATLAB & SIMULINK Pramod Kumar Naik Senior Application Engineer MathWorks Products 2 Enabling Excellence Through Innovation System Engineering Intellectual Property (IP) EDA & Semiconductor University
More information2015 The MathWorks, Inc. 1
2015 The MathWorks, Inc. 1 What s Behind 5G Wireless Communications? 서기환과장 2015 The MathWorks, Inc. 2 Agenda 5G goals and requirements Modeling and simulating key 5G technologies Release 15: Enhanced Mobile
More informationVSI Labs The Build Up of Automated Driving
VSI Labs The Build Up of Automated Driving October - 2017 Agenda Opening Remarks Introduction and Background Customers Solutions VSI Labs Some Industry Content Opening Remarks Automated vehicle systems
More informationInfineon at a glance
Infineon at a glance 2017 www.infineon.com We make life easier, safer and greener with technology that achieves more, consumes less and is accessible to everyone. Microelectronics from Infineon is the
More informationMicroelectronics from Germany Driver of innovation for the digital economy
Microelectronics from Germany Driver of innovation for the digital economy Berlin, 11 September 2018 Federal Ministry of Education and Research Division for Electronics, Autonomous electric driving Mr.
More informationHigh Value Manufacturing Landscape Update. Andrew Gill IfM Education and Consultancy Services
IfMWork Briefing in Day progress High Value Manufacturing Landscape Update Andrew Gill IfM Education and Consultancy Services Agenda HVM study Background and Objectives Definitions HVM Challenges International
More informationDigital Transformation. A Game Changer. How Does the Digital Transformation Affect Informatics as a Scientific Discipline?
Digital Transformation A Game Changer How Does the Digital Transformation Affect Informatics as a Scientific Discipline? Manfred Broy Technische Universität München Institut for Informatics ... the change
More informationSi Photonics Technology Platform for High Speed Optical Interconnect. Peter De Dobbelaere 9/17/2012
Si Photonics Technology Platform for High Speed Optical Interconnect Peter De Dobbelaere 9/17/2012 ECOC 2012 - Luxtera Proprietary www.luxtera.com Overview Luxtera: Introduction Silicon Photonics: Introduction
More informationMEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016
MEDIA RELEASE FOR IMMEDIATE RELEASE 26 JULY 2016 A*STAR S IME KICKS OFF CONSORTIA TO DEVELOP ADVANCED PACKAGING SOLUTIONS FOR NEXT-GENERATION INTERNET OF THINGS APPLICATIONS AND HIGH-PERFORMANCE WIRELESS
More informationLecture 1. Tinoosh Mohsenin
Lecture 1 Tinoosh Mohsenin Today Administrative items Syllabus and course overview Digital systems and optimization overview 2 Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe650/
More informationDESIGN TECHNOLOGY FOR THE TRILLION-DEVICE FUTURE
DESIGN TECHNOLOGY FOR THE TRILLION-DEVICE FUTURE Alberto Sangiovanni-Vincentelli The Edgar L. and Harold H. Buttner Chair of EECS, University of California at Berkeley The Emerging IT Scene! The Cloud!
More informationLow Power Design Methods: Design Flows and Kits
JOINT ADVANCED STUDENT SCHOOL 2011, Moscow Low Power Design Methods: Design Flows and Kits Reported by Shushanik Karapetyan Synopsys Armenia Educational Department State Engineering University of Armenia
More informationA Roadmap for Connected & Autonomous Vehicles. David Skipp Ford Motor Company
A Roadmap for Connected & Autonomous Vehicles David Skipp Ford Motor Company ! Why does an Autonomous Vehicle need a roadmap? Where might the roadmap take us? What should we focus on next? Why does an
More information24 GHz ISM Band Silicon RF IC Capability
Cobham Electronic Systems Sensor Systems Lowell, MA USA www.cobham.com June 14, 2012 Steve.Fetter@cobham.com The most important thing we build is trust 24 GHz ISM Band Silicon RF IC Capability This data
More informationOverview and Challenges
RF/RF-SoC Overview and Challenges Fang Chen May 14, 2004 1 Content What is RF Research Topics in RF RF IC Design/Verification RF IC System Design Circuit Implementation What is RF-SoC Design Methodology
More information23270: AUGMENTED REALITY FOR NAVIGATION AND INFORMATIONAL ADAS. Sergii Bykov Technical Lead Machine Learning 12 Oct 2017
23270: AUGMENTED REALITY FOR NAVIGATION AND INFORMATIONAL ADAS Sergii Bykov Technical Lead Machine Learning 12 Oct 2017 Product Vision Company Introduction Apostera GmbH with headquarter in Munich, was
More informationThe SEMATECH Model: Potential Applications to PV
Continually cited as the model for a successful industry/government consortium Accelerating the next technology revolution The SEMATECH Model: Potential Applications to PV Dr. Michael R. Polcari President
More informationSoftware Computer Vision - Driver Assistance
Software Computer Vision - Driver Assistance Work @Bosch for developing desktop, web or embedded software and algorithms / computer vision / artificial intelligence for Driver Assistance Systems and Automated
More informationThe EPSRC portfolio: Past, present and future
The EPSRC portfolio: Past, present and future Overview of this session Past: Power Electronics at EPSRC Present: EPSRC strategy and the Delivery Plan Future: Balancing Capability (and beyond) Power Electronics
More informationSilicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap
Silicon Photonics Transceivers for Hyper Scale Datacenters: Deployment and Roadmap Peter De Dobbelaere Luxtera Inc. 09/19/2016 Luxtera Proprietary www.luxtera.com Luxtera Company Introduction $100B+ Shift
More informationElectronics the hidden sector. Dr Kathryn Walsh Director, Electronics-enabled Products KTN
Electronics the hidden sector Dr Kathryn Walsh Director, Electronics-enabled Products KTN Here to celebrate! The projects The Innovative electronics Manufacturing Research Centre The Industry! Why hidden?
More informationParticiper aux futurs projets KET et multi-ket d Horizon 2020
Paris, 08 Novembre 2012 Colloque "Technologies clés génériques : saisir les nouvelles opportunités européennes pour la recherche et l innovation" Participer aux futurs projets KET et multi-ket d Horizon
More informationRF and SOI Technologies for 5G
RF and SOI Technologies for 5G Kirk Ouellette VP, World Wide Strategy Development and Strategic Marketing RFSOI conference, SOI Consortium, Shanghai September 19, 2018 Agenda 2 Introduction 5G Disruption
More information