Design of an Embedded System for Early Detection of Earthquake
|
|
- Edwina Bennett
- 5 years ago
- Views:
Transcription
1 1 Design of an Embedded System for Early Detection of Earthquake Rakesh Tirupathi, Department of ECE, KL University, Green fields, Guntur, Andhra Pradesh, India ABSTRACT This paper presents an efficient design and implementation of a low power Sigma Delta digital decimation filter for the purpose of efficient earthquake early detection and to initiate automatic response systems to reduce the chance of human injury and damage to property. In this project, I targeted embedded system to implement in Altera Cyclone II EP2C20F484C7 and Xilinx Spartan 3e with sample rate from 4000 SPS to 1 SPS. digitizing the signal. Among the ADC s we prefer Δ modulator because it is can digitize the low frequency signals effectively.here I considered the sample rate of the modulator is of 512 kilo samples per second. General block diagram for processing seismic signals is [2] Alarm Microcontroller Keywords Seismic sensor, Primary wave, Secondary wave, Sigma Delta ADC, Field Programmable Gate Array(FPGA), Cascaded Integrator Comb filter, Finite Impulse Response filter. Seismic Sensor Differential Amplifier Δ Analog to Digital Modulator Decimation Filter I. INTRODUCTION Communication Interface Saving life and property loss caused by Earthquake is one of the most challenging tasks. However, due to the capturing time limit of the seismic signals we need a system to process them as early as possible. Earthquake early warning system enables us by Monitoring seismic signals 24x7 generated by seismic sensor. Minimizing the power dissipation and time delays can be achieved by proper design. Among the seismic waves P (Primary) waves are first generated waves, after that S (Secondary) waves, R (Rayleigh) waves and L (Love) Waves. The frequencies generated by these elastic waves (1) Table 1.Frequencies of Seismic waves Frequency(Hz) Type of measurements Earth tides Earth free oscillations, earthquake Surface waves, earthquakes Surface waves, P and S waves, M> P and S waves, earthquake M> P and S waves, earthquake M<2 The signal captured by the seismic sensor has less amplitude and less frequency. The amplitude is in the range of millivolts and the frequency is of below 100 Hz. To process this signal we need differential amplifier stage to amplify the amplitude and sigma delta modulator for Seismic Sensor Fig 1.General System Block Diagram Differential Amplifier Δ Analog to Digital Modulator Fig 2. Modified System block diagram II. DIGITAL DECIMATION FILTER Alarm Decimation Filter in FPGA Communication Interface Decimation is the process of reducing the number of samples in an oversampled Discrete-Time (DT) signal such as the output of an oversampled Δ modulator [3]. Decimation lessens the computational load of the following processing chain by reducing the number of samples to be processed as well as the processing rate, making the hardware that does the downstream processing simpler, hence resulting in reduced complexity and power requirements [4].
2 2 Δ Modulator Output Fig 3. Decimation Filer blocks CIC compensation filter is also a FIR Filter used to reduce the non linear nature of the CIC filter to make whole filter as a linear filter. III. 512 KSPS CIC Filter Decimation Filter CIC FILTER INNER BLOCKS CIC filter is also known as SINC Filter. To get different output rates at the output we use different stages in SINC filter. CIC Filter CIC Compensation Filter 4 FIR Filter 2 Output rate 4000 SPS to 1 SPS decimation 4 and 2 respectively, so it is of decimation 8(from 4*2). Decimation filter total decimation factor is of 2048(from 256*8). So /2048 is equal to 250 SPS. In this way we select different CIC filter stages to get desired output word rate. Table 2.Selection of SINC Filter stages Select SINC SINC SINC FIR Total M O/P SPS bits Filter SINC 1 SINC 2 SINC 3 V. CIC FILTER Fig 4.CIC Filter inner Blocks IV. DIFFERENT STAGES IN CIC FILTER Fig 5 shows the CIC filter stages and table 2 shows the selection of stages to get proper output sample rates because SINC filter or CIC filter main aim is to decimate the high sample frequency input to low sample frequency output. Fig 5.SINC Filter Stages For example if we want to get 250 SPS output rate we have to select SINC1 decimation by 8, SINC2 (Stages1, 2, 3, 4) decimation by 16(from 2*2*2*2), SINC3 stage 7 decimation by 2, so CIC filter total decimation is 256(from 8*16*2). CIC compensation filter and FIR filter is of It is very efficient to use a Cascaded Integrated Comb filter (CIC) for the first stage[5].such CIC filter can be easily implemented in hardware, requiring no multiplication. Furthermore, it can be used to decimate the data by large factor, allowing easier implementation shown in Fig 4. Multipliers represent most of the hardware used to implement a filter as a result; multipliers contribute to most of the power dissipated in a filter. The comb filters do not require multipliers; therefore, they have been cascaded in the beginning of the Comb-FIR chain. Comb filters have a drawback of poor stop band attenuation [6]. RRRR 1 HH(ZZ) = HH NN II (ZZ)HH NN CC (ZZ) = (1 ZZ RRRR ) NN (1 ZZ 1 = ZZ KK ) NN Where I: Integrator C: Comb R: Decimation factor M: Number of Samples for stage N: Number of stages in filter KK=0 This equation shows that even though a CIC filter has integrators in it, which by themselves have an infinite impulse response and CIC filter is equal to N FIR filters, each having a rectangular impulse response. NN
3 3 A. Bit Growth For CIC decimator, the gain G at the output of the final comb section is GG = (RRRR) NN Assuming two's complement arithmetic, we can use this result to calculate the number of bits required for the last comb due to bit growth. If Bin is the number of input bits, then the number of output bits, Bout, is VI. BB oooooo = [NN log 2 RRRR + BB iiii ] CIC FILTER DESCRIPTION Fig.4 shows the basic structure of the CIC decimation filter. The integrator section of CIC filters consists of N ideal digital integrator stages same number of comb stages. It must be stressed that each integrator has a unity feedback coefficient, for CIC decimators this results in register overflow in all integrator stages. This is of no consequence if the following two conditions are met. 1) The filter is implemented with two s complement arithmetic or other number system which allows wraparound between the most positive and most negative numbers. 2) The range of the number system is equal to or exceeds the maximum magnitude expected at the output of the composite filter. For CIC interpolators, the data are preconditioned by the comb section so that overflow will not occur in the integrator stages. The economics of CIC filters derive from the following sources: 1) no multipliers are required; 2) no storage is required for filter coefficients; 3) intermediate storage is reduced by integrating at the high sampling rate and comb filtering at the low sampling rate, compared to the equivalent implementation using cascaded uniform FIR filters; 4) the structure of CIC is very regular consisting of two basic building blocks; 5) little external control or complicated local timing is required ; 6) the same filter design can easily be used for a wide range of rate change factors, R, with the addition of a scaling circuit and minimal changes to the filter timing. VII. FIR FILTER Fig 6.CIC Filter Structure A. Integrator This stage operates at the high sampling rateff ss. Each stage is implemented as a one-pole filter with a unity feedback coefficient. The system function for a single integrator is 1 HH II (ZZ) = 1 ZZ 1 B. Comb This stage operates at the low sampling rate fs/r where R is the integer rate change factor. This section consists of N comb stages with a differential delay of M samples per stage. The differential delay is a filter parameter used to control the filter s frequency response. In practice, the differential delay is usually held to M=1 or 2. The system function for a single comb stage referenced to the high sampling rate is HH CC (ZZ) = 1 ZZ RRRR It is implicit from the last form of the system function that the CIC filter is functionally equivalent to a cascade of N uniform FIR filter stages. A conventional implementation consists of a cascade of N stages each requiring RM storage registers and one accumulator. Taking advantage of the rate change factor, one of the N stages can be simplified to use only M storage registers. In some low-pass or band-selection digital filter applications, the objective is to obtain a reduced sample rate, adequate to describe the information content only within the band of interest. Under this condition, the advantage of finite impulse response (FIR) filters relative to in-finite impulse response (IIR) recursive filters has been recognized by several investigators, e.g.[7][8].two elementary properties of linear phase FIR filters contribute to this advantage. Output of the FIR filter is the convolution of the input samples to the coefficients. And the structure is like shown in Fig 5. NN 1 yy(nn) = h(kk) aa(nn kk) kk A. Direct-form FIR polyphase decimation Filter Polyphase is a way of doing sampling-rate conversion that leads to very efficient implementation. But more than that, this leads to very general viewpoints that are useful in building filter banks.
4 4 Fig bit FIR Filter decimation by 8 Output. Fig 7. Polyphase FIR decimator. Polyphase FIR decimation filter has number of phases branches equal to its decimation factor. Fig 7 is a decimation 2 filter and the h(0),h(1),h(2),...h(7) are coefficients of the filter. The operation of this filter is similar to TDM(Time division multiplexing) as the input of the filter connected to any one of the phases in the input at a time, remaining operation is same as FIR filter. VIII. SIMULATION RESULTS FOR 8 BIT INPUT AND OUTPUT IX. SIMULATION RESULTS FOR 24 BIT INPUT AND OUTPUT A. CIC Filter Fig bit CIC Filter decimation by 8 Output. B. FIR Filter Output A. CIC Filter Fig bit FIR Filter decimation 8 output. Fig 8. 8 bit CIC Filter decimation 8 Output. C. Decimation Filter for 4000 SPS(Selection bits 0111) B. FIR Filter Output Fig 9. 8 bit FIR Filter decimation by 8 Output. C. Decimation Filter for 4000 SPS(Selection bits 0111) Fig bit Decimation Filter output. D. DECIMATION FILTER FOR 1000 SPS(SELECTION BITS 0101) Fig bit FIR Filter decimation by 8 Output. D. Decimation Filter for 4000, 2000 SPS(Selection bits 0111,0110) Fig bit Decimation Filter 1000SPS output.
5 5 X. ALTERA EDA TOOL SUMMARY REPORT Table 3. ALTERA EDA 8 bit Decimation Filter Summary Family Cyclone II Device EP2C20F484C7 Timing Models Final Total logic elements 16,060/18,752(86%) Total combination functions 14,594/18,752(78%) Dedicated logic registers 3,930/18,752(86%) Total registers 3930 Total Pins 21/315(7%) Total virtual pins 0 Total memory bits 400/239,616(<1%) Embedded Multiplier 9-bit 0/52(0%) elements Total PLLs 0/4(0%) Table 4. ALTERA EDA 24 bit Decimation Filter Summary Family Cyclone IV GX Total logic elements 80,191 Total combination functions 72,757 Dedicated logic registers 10,882 Total registers Total Pins 56 Total virtual pins 0 Total memory bits 0 Embedded Multiplier 9-bit elements 720 Total GXB Receiver Channel PCS 0 Total GXB Receiver Channel PMA 0 Total GXB Transmitter Channel PCS 0 Total GXB Transmitter Channel PMA 0 Total PLLs 0 Table bit Decimation Filter Summary Device Utilization Summary Logic Utilization Used Available Utilization Number of Slices % Number of Slice flipflops % Number of 4 input % LUTs Number of Bonded % IOBs Number of MULT % 18X18SIOs Number of GCLKs % XII. CONCLUSION The implementation of an early detection of Earthquake system has been described. The embedded system having decimation filter with different output sample rates is implemented in the target device Altera Cyclone II EP2C20F484C7. An alarm is also included to set after reaching the threshold value. Fig 16. RTL View of Digital Filter. XI. XILINX ISE TOOL SUMMARY REPORT Table 5. 8 bit Decimation Filter Summary Device Utilization Summary Logic Utilization Used Available Utilization Number of Slices % Number of Slice flip-flops % Number of 4 input LUTs % Number of Bonded IOBs % Number of MULT % 18X18SIOs Number of GCLKs % Fig 17. Embedded System in ALTERA DE1 Board.
6 6 XIII. REFERENCES [1] Jens Havskov, Instrumentation in Earthquake Seismology Modern Approaches in Geophysics, University of Bergan, Norway. [2] CRD5378, Single-Channel Seismic Reference Design Cirrus logic. [3] Sevket Cetinsel, Richard C. S. Morling and Izzet Kale An FPGA Based Decimation Filter Processor Design th European Conference on Circuit Theory and Design (ECCTD). [4] Modulator Krukowski, A, Morling, R.C.S, and Kale, I., Quantization Effects in the Polyphase N- Path IIR Structure, IEEE Transactions on instrumentation and measurement, Vol. 51, No.6, December [5] E. C. Ifeachor, B. W. Jervis, Digital Signal Processing - A practical approach. [6] E. B. Hogenauer, An economical class of digital filters for decimation and interpolation, IEEE Trans. Acoust., Speech, Signal Processing, vol. ASSP-29, pp , Apr [7] S. L. Freeny, R. B. Kieburtz, K. V. Mina, and, S. K. Tewksbury, Systems analysis of a TDM- FDM translator/digital A-type channel bank, IEEE Trans. Commun..Technol., vol. COM-19, pp , Dec [8] R. B. Blackman and J. W. Tukey, The Measurement of Power Spectra. New York: Dover, 1958, pp
On-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications
On-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications Rozita Teymourzadeh & Prof. Dr. Masuri Othman VLSI Design Centre BlokInovasi2, Fakulti Kejuruteraan, University Kebangsaan
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationImplementation of CIC filter for DUC/DDC
Implementation of CIC filter for DUC/DDC R Vaishnavi #1, V Elamaran #2 #1 Department of Electronics and Communication Engineering School of EEE, SASTRA University Thanjavur, India rvaishnavi26@gmail.com
More informationChannelization and Frequency Tuning using FPGA for UMTS Baseband Application
Channelization and Frequency Tuning using FPGA for UMTS Baseband Application Prof. Mahesh M.Gadag Communication Engineering, S. D. M. College of Engineering & Technology, Dharwad, Karnataka, India Mr.
More informationDesign Of Multirate Linear Phase Decimation Filters For Oversampling Adcs
Design Of Multirate Linear Phase Decimation Filters For Oversampling Adcs Phanendrababu H, ArvindChoubey Abstract:This brief presents the design of a audio pass band decimation filter for Delta-Sigma analog-to-digital
More informationKeywords: CIC Filter, Field Programmable Gate Array (FPGA), Decimator, Interpolator, Modelsim and Chipscope.
www.semargroup.org, www.ijsetr.com ISSN 2319-8885 Vol.03,Issue.25 September-2014, Pages:5002-5008 VHDL Implementation of Optimized Cascaded Integrator Comb (CIC) Filters for Ultra High Speed Wideband Rate
More informationAn Overview of the Decimation process and its VLSI implementation
MPRA Munich Personal RePEc Archive An Overview of the Decimation process and its VLSI implementation Rozita Teymourzadeh and Masuri Othman UKM University 1. February 2006 Online at http://mpra.ub.uni-muenchen.de/41945/
More informationVLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications
UCSI University From the SelectedWorks of Dr. oita Teymouradeh, CEng. 26 VLSI Implementation of Cascaded Integrator Comb Filters for DSP Applications oita Teymouradeh Masuri Othman Available at: https://works.bepress.com/roita_teymouradeh/3/
More informationDECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE
DECIMATION FILTER FOR MULTISTANDARD WIRELESS RECEIVER SHEETAL S.SHENDE Abstract The demand for new telecommunication services requiring higher capacities, data rates and different operating modes have
More informationDesign of a Decimator Filter for Novel Sigma-Delta Modulator
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 2, Issue 1 (Mar. Apr. 2013), PP 31-37 e-issn: 2319 4200, p-issn No. : 2319 4197 Design of a Decimator Filter for Novel Sigma-Delta Modulator
More informationFPGA Based Hardware Efficient Digital Decimation Filter for - ADC
International Journal of Soft Computing and Engineering (IJSCE) FPGA Based Hardware Efficient Digital Decimation Filter for - ADC Subir Kr. Maity, Himadri Sekhar Das Abstract This paper focuses on the
More informationImplementation of Decimation Filter for Hearing Aid Application
Implementation of Decimation Filter for Hearing Aid Application Prof. Suraj R. Gaikwad, Er. Shruti S. Kshirsagar and Dr. Sagar R. Gaikwad Electronics Engineering Department, D.M.I.E.T.R. Wardha email:
More informationExploring Decimation Filters
Exploring By Arash Loloee, Ph.D. An overview of decimation filters, along with their operation and requirements. Introduction Delta-sigma analog-to-digital converters (ADCs) are among the most popular
More informationFPGA Implementation of Desensitized Half Band Filters
The International Journal Of Engineering And Science (IJES) Volume Issue 4 Pages - ISSN(e): 9 8 ISSN(p): 9 8 FPGA Implementation of Desensitized Half Band Filters, G P Kadam,, Mahesh Sasanur,, Department
More informationVLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K.
VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K. Sasikala 2 1 Professor, Department of Electronics and Communication
More informationArea & Speed Efficient CIC Interpolator for Wireless Communination Application
Area & Speed Efficient CIC Interpolator for Wireless Communination Application Hansa Rani Gupta #1, Rajesh Mehra *2 National Institute of Technical Teachers Training & Research Chandigarh, India Abstract-
More informationECE 6560 Multirate Signal Processing Chapter 11
ultirate Signal Processing Chapter Dr. Bradley J. Bauin Western ichigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 903 W. ichigan Ave. Kalamaoo
More informationUnderstanding Digital Signal Processing
Understanding Digital Signal Processing Richard G. Lyons PRENTICE HALL PTR PRENTICE HALL Professional Technical Reference Upper Saddle River, New Jersey 07458 www.photr,com Contents Preface xi 1 DISCRETE
More informationDigital Signal Processing
Digital Signal Processing System Analysis and Design Paulo S. R. Diniz Eduardo A. B. da Silva and Sergio L. Netto Federal University of Rio de Janeiro CAMBRIDGE UNIVERSITY PRESS Preface page xv Introduction
More informationImplementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST
ǁ Volume 02 - Issue 01 ǁ January 2017 ǁ PP. 06-14 Implementation of Parallel Multiplier-Accumulator using Radix- 2 Modified Booth Algorithm and SPST Ms. Deepali P. Sukhdeve Assistant Professor Department
More informationImplementation and Comparison of Low Pass FIR Filter on FPGA Using Different Techniques
Implementation and Comparison of Low Pass FIR Filter on FPGA Using Different Techniques Miss Pooja D Kocher 1, Mr. U A Patil 2 P.G. Student, Department of Electronics Engineering, DKTE S Society Textile
More informationMULTIRATE IIR LINEAR DIGITAL FILTER DESIGN FOR POWER SYSTEM SUBSTATION
MULTIRATE IIR LINEAR DIGITAL FILTER DESIGN FOR POWER SYSTEM SUBSTATION Riyaz Khan 1, Mohammed Zakir Hussain 2 1 Department of Electronics and Communication Engineering, AHTCE, Hyderabad (India) 2 Department
More informationLow-Power Implementation of a Fifth-Order Comb Decimation Filter for Multi-Standard Transceiver Applications
Low-Power Implementation of a Fifth-Order Comb ecimation Filter for Multi-Standard Transceiver Applications Yonghong Gao and Hannu Tenhunen Electronic System esign Laboratory, Royal Institute of Technology
More informationAn Optimized Design for Parallel MAC based on Radix-4 MBA
An Optimized Design for Parallel MAC based on Radix-4 MBA R.M.N.M.Varaprasad, M.Satyanarayana Dept. of ECE, MVGR College of Engineering, Andhra Pradesh, India Abstract In this paper a novel architecture
More informationComparison of Different Techniques to Design an Efficient FIR Digital Filter
, July 2-4, 2014, London, U.K. Comparison of Different Techniques to Design an Efficient FIR Digital Filter Amanpreet Singh, Bharat Naresh Bansal Abstract Digital filters are commonly used as an essential
More informationMultistage Implementation of 64x Interpolator
ISSN: 78 33 Volume, Issue 7, September Multistage Implementation of 6x Interpolator Rahul Sinha, Scholar (M.E.), CSIT DURG. Sonika Arora, Associate Professor, CSIT DURG. Abstract This paper presents the
More informationCHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR
22 CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR 2.1 INTRODUCTION A CI is a device that can provide a sense of sound to people who are deaf or profoundly hearing-impaired. Filters
More informationAudio Visualiser using Field Programmable Gate Array(FPGA)
Audio Visualiser using Field Programmable Gate Array(FPGA) June 21, 2014 Aditya Agarwal Computer Science and Engineering,IIT Kanpur Bhushan Laxman Sahare Department of Electrical Engineering,IIT Kanpur
More informationEFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK
EFFICIENT FPGA IMPLEMENTATION OF 2 ND ORDER DIGITAL CONTROLLERS USING MATLAB/SIMULINK Vikas Gupta 1, K. Khare 2 and R. P. Singh 2 1 Department of Electronics and Telecommunication, Vidyavardhani s College
More informationDA based Efficient Parallel Digital FIR Filter Implementation for DDC and ERT Applications
DA ased Efficient Parallel Digital FIR Filter Implementation for DDC and ERT Applications E. Chitra 1, T. Vigneswaran 2 1 Asst. Prof., SRM University, Dept. of Electronics and Communication Engineering,
More informationSCUBA-2. Low Pass Filtering
Physics and Astronomy Dept. MA UBC 07/07/2008 11:06:00 SCUBA-2 Project SC2-ELE-S582-211 Version 1.3 SCUBA-2 Low Pass Filtering Revision History: Rev. 1.0 MA July 28, 2006 Initial Release Rev. 1.1 MA Sept.
More informationAUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS
AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS Satish Mohanakrishnan and Joseph B. Evans Telecommunications & Information Sciences Laboratory Department of Electrical Engineering
More informationPLC2 FPGA Days Software Defined Radio
PLC2 FPGA Days 2011 - Software Defined Radio 17 May 2011 Welcome to this presentation of Software Defined Radio as seen from the FPGA engineer s perspective! As FPGA designers, we find SDR a very exciting
More informationFINITE IMPULSE RESPONSE (FIR) FILTER
CHAPTER 3 FINITE IMPULSE RESPONSE (FIR) FILTER 3.1 Introduction Digital filtering is executed in two ways, utilizing either FIR (Finite Impulse Response) or IIR (Infinite Impulse Response) Filters (MathWorks
More informationMethod We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students
Method We follow- How to Get Entry Pass in SEMICODUCTOR Industries for 2 nd year engineering students FIG-2 Winter/Summer Training Level 1 (Basic & Mandatory) & Level 1.1 continues. Winter/Summer Training
More informationHigh speed all digital phase locked loop (DPLL) using pipelined carrier synthesis techniques
High speed all digital phase locked loop (DPLL) using pipelined carrier synthesis techniques T.Kranthi Kiran, Dr.PS.Sarma Abstract DPLLs are used widely in communications systems like radio, telecommunications,
More informationDesign and Implementation of Efficient FIR Filter Structures using Xilinx System Generator
International Journal of scientific research and management (IJSRM) Volume 2 Issue 3 Pages 599-604 2014 Website: www.ijsrm.in ISSN (e): 2321-3418 Design and Implementation of Efficient FIR Filter Structures
More informationFully Integrated FPGA-based configurable Motor Control
Fully Integrated FPGA-based configurable Motor Control Christian Grumbein, Endric Schubert Missing Link Electronics Stefano Zammattio Altera Europe Abstract Field programmable gate arrays (FPGA) provide
More informationFPGA Implementation of High Speed FIR Filters and less power consumption structure
International Journal of Engineering Inventions e-issn: 2278-7461, p-issn: 2319-6491 Volume 2, Issue 12 (August 2013) PP: 05-10 FPGA Implementation of High Speed FIR Filters and less power consumption
More informationDigital Signal Processing
Digital Signal Processing Fourth Edition John G. Proakis Department of Electrical and Computer Engineering Northeastern University Boston, Massachusetts Dimitris G. Manolakis MIT Lincoln Laboratory Lexington,
More informationPresented at the 108th Convention 2000 February Paris, France
Direct Digital Processing of Super Audio CD Signals 5102 (F - 3) James A S Angus Department of Electronics, University of York, England Presented at the 108th Convention 2000 February 19-22 Paris, France
More informationMULTIRATE DIGITAL SIGNAL PROCESSING
AT&T MULTIRATE DIGITAL SIGNAL PROCESSING RONALD E. CROCHIERE LAWRENCE R. RABINER Acoustics Research Department Bell Laboratories Murray Hill, New Jersey Prentice-Hall, Inc., Upper Saddle River, New Jersey
More informationA Comparative Study on Direct form -1, Broadcast and Fine grain structure of FIR digital filter
A Comparative Study on Direct form -1, Broadcast and Fine grain structure of FIR digital filter Jaya Bar Madhumita Mukherjee Abstract-This paper presents the VLSI architecture of pipeline digital filter.
More informationDesign of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm
Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm Vijay Kumar Ch 1, Leelakrishna Muthyala 1, Chitra E 2 1 Research Scholar, VLSI, SRM University, Tamilnadu, India 2 Assistant Professor,
More informationA programmable CMOS decimator for sigma-delta analog-to-digital converter and charge pump circuits
Louisiana State University LSU Digital Commons LSU Master's Theses Graduate School 2005 A programmable CMOS decimator for sigma-delta analog-to-digital converter and charge pump circuits Raghavendra Reddy
More informationDesign of FIR Filter on FPGAs using IP cores
Design of FIR Filter on FPGAs using IP cores Apurva Singh Chauhan 1, Vipul Soni 2 1,2 Assistant Professor, Electronics & Communication Engineering Department JECRC UDML College of Engineering, JECRC Foundation,
More informationFully synthesised decimation filter for delta-sigma A/D converters
International Journal of Electronics Vol. 97, No. 6, June 2010, 663 676 Fully synthesised decimation filter for delta-sigma A/D converters Hyungdong Roh, Sanho Byun, Youngkil Choi, and Jeongjin Roh* The
More informationThe Loss of Down Converter for Digital Radar receiver
The Loss of Down Converter for Digital Radar receiver YOUN-HUI JANG 1, HYUN-IK SHIN 2, BUM-SUK LEE 3, JEONG-HWAN KIM 4, WHAN-WOO KIM 5 1-4: Agency for Defense Development, Yuseong P.O. Box 35, Daejeon,
More informationFPGA based Uniform Channelizer Implementation
FPGA based Uniform Channelizer Implementation By Fangzhou Wu A thesis presented to the National University of Ireland in partial fulfilment of the requirements for the degree of Master of Engineering Science
More informationChapter 2: Digitization of Sound
Chapter 2: Digitization of Sound Acoustics pressure waves are converted to electrical signals by use of a microphone. The output signal from the microphone is an analog signal, i.e., a continuous-valued
More informationDESIGN OF A HIGH SPEED MULTIPLIER BY USING ANCIENT VEDIC MATHEMATICS APPROACH FOR DIGITAL ARITHMETIC
DESIGN OF A HIGH SPEED MULTIPLIER BY USING ANCIENT VEDIC MATHEMATICS APPROACH FOR DIGITAL ARITHMETIC Anuj Kumar 1, Suraj Kamya 2 1,2 Department of ECE, IIMT College Of Engineering, Greater Noida, (India)
More informationTirupur, Tamilnadu, India 1 2
986 Efficient Truncated Multiplier Design for FIR Filter S.PRIYADHARSHINI 1, L.RAJA 2 1,2 Departmentof Electronics and Communication Engineering, Angel College of Engineering and Technology, Tirupur, Tamilnadu,
More informationSymbol Timing Recovery Using Oversampling Techniques
Symbol Recovery Using Oversampling Techniques Hong-Kui Yang and Martin Snelgrove Dept. of Electronics, Carleton University Ottawa, O KS 5B6, Canada Also with ortel Wireless etworks, Ottawa, Canada Email:
More informationVHDL-AMS Model for Switched Resistor Modulator
VHDL-AMS Model for Switched Resistor Modulator A. O. Hammad 1, M. A. Abo-Elsoud, A. M. Abo-Talib 3 1,, 3 Mansoura University, Engineering faculty, Communication Department, Egypt, Mansoura Abstract: This
More informationInternational Journal of Advanced Research in Computer Science and Software Engineering
Volume 2, Issue 8, August 2012 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Implementation
More informationFPGA based Asynchronous FIR Filter Design for ECG Signal Processing
FPGA based Asynchronous FIR Filter Design for ECG Signal Processing Rahul Sharma ME Student (ECE) NITTTR Chandigarh, India Rajesh Mehra Associate Professor (ECE) NITTTR Chandigarh, India Chandni ResearchScholar(ECE)
More informationIntroduction to Digital Signal Processing Using MATLAB
Introduction to Digital Signal Processing Using MATLAB Second Edition Robert J. Schilling and Sandra L. Harris Clarkson University Potsdam, NY... CENGAGE l.earning: Australia Brazil Japan Korea Mexico
More informationA Distributed Arithmetic (DA) Based Digital FIR Filter Realization
A Distributed Arithmetic (DA) Based Digital FIR Filter Realization Mr. Mayur B. Kachare 1, Prof. D. U. Adokar 2 1 ME Scholar (Digital Electronics), 2 Associate Prof. in Electronics and Telecommunication
More informationGlobally Asynchronous Locally Synchronous (GALS) Microprogrammed Parallel FIR Filter
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 5, Ver. II (Sep. - Oct. 2016), PP 15-21 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Globally Asynchronous Locally
More informationALMA Memo No. 579 Revised version of September 20, The new 3-stage, low dissipation digital filter of the ALMA Correlator
ALMA Memo No. 579 Revised version of September 2, 28 The new -stage, low dissipation digital filter of the ALMA Correlator P.Camino 1, B. Quertier 1, A.Baudry 1, G.Comoretto 2, D.Dallet 1 Observatoire
More informationEXPERIMENTS ON DESIGNING LOW POWER DECIMATION FILTER FOR MULTISTANDARD RECEIVER ON HETEROGENEOUS TARGETS
17th European Signal Processing Conference (EUSIPCO 2009) Glasgow, Scotland, August 24-28, 2009 EXPERIMENTS ON DESIGNING LOW POWER DECIMATION FILTER FOR MULTISTANDARD RECEIVER ON HETEROGENEOUS TARGETS
More informationLesson 7. Digital Signal Processors
Lesson 7 Digital Signal Processors Instructional Objectives After going through this lesson the student would learn o Architecture of a Real time Signal Processing Platform o Different Errors introduced
More informationImplementation of Frequency Down Converter using CORDIC Algorithm on FPGA
Implementation of Frequency Down Converter using CORDIC Algorithm on FPGA Yogendra Kr. Upadhyaya #1 Electronics and Communication Engineering ational Institute of Technology Kurukshetra Haryana, IDIA Dr.
More informationMultirate DSP, part 3: ADC oversampling
Multirate DSP, part 3: ADC oversampling Li Tan - May 04, 2008 Order this book today at www.elsevierdirect.com or by calling 1-800-545-2522 and receive an additional 20% discount. Use promotion code 92562
More informationDesign and Performance Analysis of a Reconfigurable Fir Filter
Design and Performance Analysis of a Reconfigurable Fir Filter S.karthick Department of ECE Bannari Amman Institute of Technology Sathyamangalam INDIA Dr.s.valarmathy Department of ECE Bannari Amman Institute
More informationIMPLEMENTATION OF MULTIRATE SAMPLING ON FPGA WITH LOW COMPLEXITY FIR FILTERS
IMPLEMENTATION OF MULTIRATE SAMPLING ON FPGA WITH LOW COMPLEXITY FIR FILTERS Prof. R. V. Babar 1, Pooja Khot 2, Pallavi More 3, Neha Khanzode 4 1, 2, 3, 4 Department of E&TC Engineering, Sinhgad Institute
More informationIMPLEMENTATION OF DIGITAL FILTER ON FPGA FOR ECG SIGNAL PROCESSING
IMPLEMENTATION OF DIGITAL FILTER ON FPGA FOR ECG SIGNAL PROCESSING Pramod R. Bokde Department of Electronics Engg. Priyadarshini Bhagwati College of Engg. Nagpur, India pramod.bokde@gmail.com Nitin K.
More informationPreface... iii. Chapter 1: Diodes and Circuits... 1
Table of Contents Preface... iii Chapter 1: Diodes and Circuits... 1 1.1 Introduction... 1 1.2 Structure of an Atom... 2 1.3 Classification of Solid Materials on the Basis of Conductivity... 2 1.4 Atomic
More informationDigital Self Excited Loop Implementation and Experience. Trent Allison Curt Hovater John Musson Tomasz Plawski
Digital Self Excited Loop Implementation and Experience Trent Allison Curt Hovater John Musson Tomasz Plawski Overview Why Self Excited Loop? Algorithm Building Blocks Hardware and Sampling Digital Signal
More informationImplementing Audio Digital Feedback Loop Using the National Instruments RIO System
Implementing Audio Digital Feedback Loop Using the National Instruments RIO System G. Huang, J. M. Byrd LBNL. One cyclotron Rd. Berkeley,CA,94720 Abstract. Development of system for high precision RF distribution
More informationHardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator
www.semargroups.org, www.ijsetr.com ISSN 2319-8885 Vol.02,Issue.10, September-2013, Pages:984-988 Hardware/Software Co-Simulation of BPSK Modulator and Demodulator using Xilinx System Generator MISS ANGEL
More informationA PROTOTYPING OF SOFTWARE DEFINED RADIO USING QPSK MODULATION
INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATION ENGINEERING & TECHNOLOGY (IJECET) Proceedings of the International Conference on Emerging Trends in Engineering and Management (ICETEM14) ISSN 0976
More informationVideo Enhancement Algorithms on System on Chip
International Journal of Scientific and Research Publications, Volume 2, Issue 4, April 2012 1 Video Enhancement Algorithms on System on Chip Dr.Ch. Ravikumar, Dr. S.K. Srivatsa Abstract- This paper presents
More informationA Survey on Power Reduction Techniques in FIR Filter
A Survey on Power Reduction Techniques in FIR Filter 1 Pooja Madhumatke, 2 Shubhangi Borkar, 3 Dinesh Katole 1, 2 Department of Computer Science & Engineering, RTMNU, Nagpur Institute of Technology Nagpur,
More informationSignals and Filtering
FILTERING OBJECTIVES The objectives of this lecture are to: Introduce signal filtering concepts Introduce filter performance criteria Introduce Finite Impulse Response (FIR) filters Introduce Infinite
More informationTHIS work focus on a sector of the hardware to be used
DISSERTATION ON ELECTRICAL AND COMPUTER ENGINEERING 1 Development of a Transponder for the ISTNanoSAT (November 2015) Luís Oliveira luisdeoliveira@tecnico.ulisboa.pt Instituto Superior Técnico Abstract
More informationVLSI Implementation of Reconfigurable Low Power Fir Filter Architecture
VLSI Implementation of Reconfigurable Low Power Fir Filter Architecture Mr.K.ANANDAN 1 Mr.N.S.YOGAANANTH 2 PG Student P.S.R. Engineering College, Sivakasi, Tamilnadu, India 1 Assistant professor.p.s.r
More informationAn FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters
An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters Ali Arshad, Fakhar Ahsan, Zulfiqar Ali, Umair Razzaq, and Sohaib Sajid Abstract Design and implementation of an
More informationJDT LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER
JDT-003-2013 LOW POWER FIR FILTER ARCHITECTURE USING ACCUMULATOR BASED RADIX-2 MULTIPLIER 1 Geetha.R, II M Tech, 2 Mrs.P.Thamarai, 3 Dr.T.V.Kirankumar 1 Dept of ECE, Bharath Institute of Science and Technology
More informationHigh Speed Non Linear Carry Select Adder Used In Wallace Tree Multiplier and In Radix-4 Booth Recorded Multiplier
High Speed Non Linear Carry Select Adder Used In Wallace Tree Multiplier and In Radix-4 Booth Recorded Multiplier 1 Anna Johnson 2 Mr.Rakesh S 1 M-Tech student, ECE Department, Mangalam College of Engineering,
More informationOPTIMIZATION OF LOW POWER USING FIR FILTER
OPTIMIZATION OF LOW POWER USING FIR FILTER S. Prem Kumar Lecturer/ ECE Department Narasu s Sarathy Institute of Technology Salem, Tamil Nadu, India S. Sivaprakasam Lecturer/ ECE Department Narasu s Sarathy
More informationCHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR
95 CHAPTER 4 DESIGN OF DIGITAL DOWN CONVERTER AND SAMPLE RATE CONVERTER FOR DIGITAL FRONT- END OF SDR 4. 1 INTRODUCTION Several mobile communication standards are currently in service in various parts
More informationLLRF4 Evaluation Board
LLRF4 Evaluation Board USPAS Lab Reference Author: Dmitry Teytelman Revision: 1.1 June 11, 2009 Copyright Dimtel, Inc., 2009. All rights reserved. Dimtel, Inc. 2059 Camden Avenue, Suite 136 San Jose, CA
More informationDesign of Multiplier Less 32 Tap FIR Filter using VHDL
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of Multiplier Less 32 Tap FIR Filter using VHDL Abul Fazal Reyas Sarwar 1, Saifur Rahman 2 1 (ECE, Integral University, India)
More informationEE 470 Signals and Systems
EE 470 Signals and Systems 9. Introduction to the Design of Discrete Filters Prof. Yasser Mostafa Kadah Textbook Luis Chapparo, Signals and Systems Using Matlab, 2 nd ed., Academic Press, 2015. Filters
More informationImplementation of FPGA based Design for Digital Signal Processing
e-issn 2455 1392 Volume 2 Issue 8, August 2016 pp. 150 156 Scientific Journal Impact Factor : 3.468 http://www.ijcter.com Implementation of FPGA based Design for Digital Signal Processing Neeraj Soni 1,
More informationCHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION
34 CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 3.1 Introduction A number of PWM schemes are used to obtain variable voltage and frequency supply. The Pulse width of PWM pulsevaries with
More informationTHE FPGA AS A FLEXIBLE AND LOW-COST DIGITAL SOLUTION FOR WIRELESS BASE STATIONS
THE FPGA AS A FLEXIBLE AND LOW-COST DIGITAL SOLUTION FOR WIRELESS BASE STATIONS March 2007 Lattice Semiconductor 5555 Northeast Moore Ct. Hillsboro, Oregon 97124 USA Telephone: (503) 268-8000 www.latticesemi.com
More informationECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter
ECE 627 Project: Design of a High-Speed Delta-Sigma A/D Converter Brian L. Young youngbr@eecs.oregonstate.edu Oregon State University June 6, 28 I. INTRODUCTION The goal of the Spring 28, ECE 627 project
More informationDSP-BASED FM STEREO GENERATOR FOR DIGITAL STUDIO -TO - TRANSMITTER LINK
DSP-BASED FM STEREO GENERATOR FOR DIGITAL STUDIO -TO - TRANSMITTER LINK Michael Antill and Eric Benjamin Dolby Laboratories Inc. San Francisco, Califomia 94103 ABSTRACT The design of a DSP-based composite
More informationDesign and Implementation of High Speed Carry Select Adder
Design and Implementation of High Speed Carry Select Adder P.Prashanti Digital Systems Engineering (M.E) ECE Department University College of Engineering Osmania University, Hyderabad, Andhra Pradesh -500
More informationDesign and Implementation of High Speed Area Efficient Carry Select Adder Using Spanning Tree Adder Technique
2018 IJSRST Volume 4 Issue 11 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology DOI : https://doi.org/10.32628/ijsrst184114 Design and Implementation of High Speed Area
More informationData Converters. Springer FRANCO MALOBERTI. Pavia University, Italy
Data Converters by FRANCO MALOBERTI Pavia University, Italy Springer Contents Dedicat ion Preface 1. BACKGROUND ELEMENTS 1.1 1.2 1.3 1.4 1.5 1.6 1.7 1.8 The Ideal Data Converter Sampling 1.2.1 Undersampling
More informationb) discrete-time iv) aperiodic (finite energy)
EE 464 Frequency Analysis of Signals and Systems Fall 2018 Read Text, Chapter. Study suggestion: Use Matlab to plot several of the signals and their DTFT in the examples to follow. Some types of signal
More informationImplementation of 256-bit High Speed and Area Efficient Carry Select Adder
Implementation of 5-bit High Speed and Area Efficient Carry Select Adder C. Sudarshan Babu, Dr. P. Ramana Reddy, Dept. of ECE, Jawaharlal Nehru Technological University, Anantapur, AP, India Abstract Implementation
More informationHigh Speed & High Frequency based Digital Up/Down Converter for WCDMA System
High Speed & High Frequency based Digital Up/Down Converter for WCDMA System Arun Raj S.R Department of Electronics & Communication Engineering University B.D.T College of Engineering Davangere-Karnataka,
More informationOptimum Analysis of ALU Processor by using UT Technique
IJSTE - International Journal of Science Technology & Engineering Volume 2 Issue 10 April 2016 ISSN (online): 2349-784X Optimum Analysis of ALU Processor by using UT Technique Rahul Sharma Deepak Kumar
More informationSIGMA-DELTA CONVERTER
SIGMA-DELTA CONVERTER (1995: Pacífico R. Concetti Western A. Geophysical-Argentina) The Sigma-Delta A/D Converter is not new in electronic engineering since it has been previously used as part of many
More informationDesign and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse 1 K.Bala. 2
IJSRD - International Journal for Scientific Research & Development Vol. 3, Issue 07, 2015 ISSN (online): 2321-0613 Design and Implementation of High Speed Carry Select Adder Korrapatti Mohammed Ghouse
More informationDesign of Efficient 64 Bit Mac Unit Using Vedic Multiplier
Design of Efficient 64 Bit Mac Unit Using Vedic Multiplier 1 S. Raju & 2 J. Raja shekhar 1. M.Tech Chaitanya institute of technology and science, Warangal, T.S India 2.M.Tech Associate Professor, Chaitanya
More information