Implementing Audio Digital Feedback Loop Using the National Instruments RIO System
|
|
- Emory Anthony
- 6 years ago
- Views:
Transcription
1 Implementing Audio Digital Feedback Loop Using the National Instruments RIO System G. Huang, J. M. Byrd LBNL. One cyclotron Rd. Berkeley,CA,94720 Abstract. Development of system for high precision RF distribution and laser synchronization at Berkeley Lab has been ongoing for several years. Successful operation of these systems requires multiple audio bandwidth feedback loops running at relatively high gains. Stable operation of the feedback loops requires careful design of the feedback transfer function. To allow for flexible and compact implementation, we have developed digital feedback loops on the National Instruments Reconfigurable Input/Output (RIO) platform. This platform uses an FPGA and multiple I/Os that can provide eight parallel channels running different filters. We present the design and preliminary experimental results of this system. Keywords: synchronization, digital feedback, reconfigurable I/O, FPGA INTRODUCTION Development of systems for high precision RF distribution and laser synchronization at Berkeley Lab has been ongoing for several years [1]. These systems are based on distribution of an ultrastable clock signal over a stabilized link and local synchronization with either a laser or RF system. For example, the stabilized link uses an interferometric technique to stabilize the phase of an optical fiber for distribution of RF signals. Figure 1 shows an example of the stabilized transport with RF test signal. Multiple feedback loops will be required to stabilize multiple fibers or to stabilize two or more lasers. A digital feedback loop is designed to accomplish the work done by the analog filter, originally following the transfer function of the analog system but providing more flexibility in setting the position of zeros, poles and gain. For example, the piezo phase shifter used in the stabilized link has a resonance at about 18 khz. An analog filter and amplifier is designed to condition the signal from the mixer to the piezo driver and to achieve great result. However, the ability of digital filters to Figure 1 Stabilized Transport with RF Test Signal adapt to a wide variety of responses is useful because of the adaptability to the frequency response of numerous lasers used in this system. 359
2 The Reconfigurable I/O [2] is used to implement the digital filter, which contains 16-bits I/O and 1M gates FPGA. The design optimization and implementation of the digital and combined analog-digital system are present in this paper. LABVIEW AND RECONFIGURABLE I/O The digital filter is implemented on the National Instruments Reconfigurable Input/Output (RIO) platform. The hardware of the platform is shown in figure. 2, it including an 8-SLOT PXI Chassis (NI PXI-1042), a PXI embedded controller (NI PXI-8176), a Reconfigurable I/O (NI PXI-7831R) and a shielded I/O connector block (SCB-68). The software of the platform includes a LabVIEW full development system, LabVIEW real-time module and LabVIEW FPGA module. The embedded controller is used to communicate the PXI chassis and boards with a PC through ethernet connection. NI PXI-7831R is used to implement the digital filter and the program is written under LabVIEW platform. A RIO contains ADC, DAC, FPGA and relative support circuits. The ADC in the 7831R contains 8 analog input channels, 16-bit resolution, and 200kHz simultaneous-sampling rate. The DAC in the 7831R contains 8 analog output channel 16-bit resolution, 1MHz simultaneous update rate. It uses enhanced R-2R type DAC and has a glitch energy of Figure 2 NI RIO platforms -100mV for 3us at midscale transition. The FPGA used in the 7831R is a Xilinx FPGA which containing 1M gates and 40 built-in multipliers. The advantage of this approach is that it provides realtime parallel processing for 8 channels. The advantage of using LabVIEW is we can program the FPGA without knowledge about the hardware description language. DIGITAL FILTER DESIGN The feedback loop transfer function design is based on the analog filter used in the synchronization system. The transfer function of the analog system has one zero and two poles on the real axis. The required bandwidth is tens of khz. The transfer function of the analog filter is s z0 s T (s) = g = 1369 (1) ( s p 0)( s p1) ( s 58.84)( s 1000) Digital filter is designed to implement this transfer function. 1. Choice of filter: FIR or IIR? 360
3 A digital filter can be designed as FIR or IIR. The FIR has less phase distortion but takes more space and more delay. The number of multipliers in the FPGA is limited to 40 (16-bit multiply 16-bit). The delay of the system should be less than ~50us. The overall goal of the system is to implement 8 separate channels on one chip. When using the FIR filter, each channel can only have 5 taps, which is very poor response. By using the IIR filter to implement the filter, the phase response is not linear but can still follow the analog phase, except for a delay of ~10us. The delay from the ADC is 5us, and DAC is 1us. The internal clock of the FPGA is running at 40MHz. IIR is selected to implement the filter. 2. Filter structure selection The digital filter can be implemented by different structures. Typical structure includes: direct form I and it s transpose, direct form II and it s transpose, cascade form and parallel form. For the direct form, the poles are very sensitive to the parameters, and the parameters do not represent the pole directly. In our case, the poles are very near to 1; small round off error can make the system unstable. In the cascade form, the zeros and the poles can be adjusted separately. And for the parallel form, the poles can be adjusted separately, but the zeros cannot. The parallel form does calculations in parallel, so the speed is fastest and has minimal accumulated error. The cascade form and parallel form are implemented in the FPGA. 3. Digital only or combination of digital and analog The sample rate of the RIO is 200kHz maximum, so the Nyquest frequency of the system is 100kHz. The gain range of the analog filter over the band is 43dB (DC) through 53 db (Nyquest frequency). The digital system using 16-bit ADC and DAC, so it has a dynamic range of 90dB(1 bit for sign). That means if using the digital system to implement the filter directly, the transfer function will be distorted near DC and Nyquest frequency. By combining the digital system with a simple analog stage, one can resolve the problem. Adding an extra differential stage or a zero in the digital system and implementing an integrator or a pole analog can give the digital system enough dynamic range. 4. Digitizing the filter Bilinear transformation method is used to convert the given analog filter to a digital IIR filter. The parallel form of the digital filter can be express as Eq. 2. z0 p0 z0 p1 4gT 4gT T ( 2 z0t ) (2 p0t )( p0 p1)( 2 p0t ) (2 p1t )( p0 p1)( 2 p1t ) T bt ( z) = g ( 2 p 2 0T )( 2 p1t ) p0t 2 p1t 1 z 1 z 2 p0t 2 p1t = z z. (2) 361
4 Because the RIO does not handle the floating-point number, the parameters in the digital filter have to be scaled as integers. Tbt ( z ) = * * * z 19741* 2 z 1 z * (3) 5. Implement unit cell The unit cell of a cascade form IIR filter is T ( z ) = a bz, when b=0, it becomes 1 cz the unit cell of a parallel form filter. When the zero and pole is near to 1, this means the b/a and c are very near to 1. a bz T ( z) = 1 cz a (1 z ) δ b z = (4) 1 z δ c z = (a bz ) I ( z ) In order to estimate the range of the intermediate result, the poles are dealt with first to get an intermediate result I(z). Figure 3. Implement Unit cell in LabVIEW Converting the filter parameter to a fix point expression, we have: a = Nka * 2 na ; b = Nkb * 2 nb ; c = Nkc * 2 nc. By selecting smaller Na, Nb and Nc, the numbers can be expressed more precisely. But the Nka, Nkb and Nkc have to be 16-bit integers in the FPGA, so selecting minimal Na, NB and Nc fixes the scale number. The range of the intermediate result I(z) is limited by x (z ) x( z ) and. Then a unit cell can be implemented as shown in figure 3. The 2 δc digital filter can be implemented by cascade or parallel this unit cell. 6. Filter implementation The one zero and two poles filter is implemented in LabVIEW FPGA module, and the related parameter can be set through a host module. The host and the FPGA VI are shown in figure 4. n The variable in the FPGA module and the calculation of 2 while n is a variable FPGA(left) and host(right) VI block diagram and front panel Figure 4. Host and FPGA VI for an IIR with adjustable poles and zero 362
5 will take more space in the FPGA. When the parameters of the filter are adjusted, the controls in the front panel should be replaced by a constant to save space in the FPGA The transfer function of the digital filter can be measured by a base band vector network analyzer. The amplitude and phase response of the digital filter following equation 1 are shown in figure 5. Different implementation structures of the filter are measured, including cascade form, parallel form and a combination of the digital filter with an external analog low pass filter. The analytical formula response is also shown in same figure. 60 Log Magnitude(dB) analyampdb casc1amp para1amp casc4anaamp Phase(degree) casc1phs para1phs casc4anaphs analyphs Frequency(Hz) Frequency(Hz) Figure 5. Analytic and Measurement transfer function of the filter from analog system The transfer function measurement shows that the implemented digital filters agree with the formula we designed. The designed digital filter is inserted into the feedback loop of the synchronization system. Initial results are promising but further development is needed to demonstrate performance equal to that of the analog filter. CONCLUSIONS The operation of the optical synchronization system requires several audio band feedback loops. A digital filter based system is designed on the NI RIO system, which can provide an adjustable zero and poles. The transfer function measurement shows the filter works as predicted. ACKNOWLEDGMENTS We would like to acknowledge very helpful discussions with J. W. Staples, L. Doolittle, R. Wilcox. And thank K. M. Baptiste lending us the NI hardware and software. REFERENCES 1. R. Wilcox, J.W. Staples. Optical synchronizations system for femtosecond x-ray sources National Instruments
ARCHIVES: Benchmarking Single-Point Performance on National Instruments Real-Time Hardware
ARCHIVES: Benchmarking Single-Point Performance on National Instruments Real-Time This document is the archives for past benchmarking data found either in error or in using new and different targets. You
More informationMRI & NMR spectrometer
AMOS MRI & NMR spectrometer The AMOS Spectrometer is a highly modular and flexible unit that provides the ability to customize synchronized configurations for preclinical and clinical MR applications.
More informationRF Locking of Femtosecond Lasers
RF Locking of Femtosecond Lasers Josef Frisch, Karl Gumerlock, Justin May, Steve Smith SLAC Work supported by DOE contract DE-AC02-76SF00515 1 Overview FEIS 2013 talk discussed general laser locking concepts
More informationFTMS Booster X1 High-performance data acquisition system for FT-ICR MS
FTMS Booster X1 High-performance data acquisition system for FT-ICR MS What is FTMS Booster? The Spectroswiss FTMS Booster X1 is a high-performance data acquisition and analysis system based on state-of-the-art
More informationM8195A 65 GSa/s Arbitrary Waveform Generator
Arbitrary Waveform Generator New AWG with the highest combination of speed, bandwidth and channel density Juergen Beck Vice President & General Mgr. Digital & Photonic Test Division September 10, 2014
More informationA DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM
A DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM Item Type text; Proceedings Authors Rosenthal, Glenn K. Publisher International Foundation for Telemetering Journal International Telemetering Conference
More informationDesign considerations for the RF phase reference distribution system for X-ray FEL and TESLA
Design considerations for the RF phase reference distribution system for X-ray FEL and TESLA Krzysztof Czuba *a, Henning C. Weddig #b a Institute of Electronic Systems, Warsaw University of Technology,
More informationLLRF4 Evaluation Board
LLRF4 Evaluation Board USPAS Lab Reference Author: Dmitry Teytelman Revision: 1.1 June 11, 2009 Copyright Dimtel, Inc., 2009. All rights reserved. Dimtel, Inc. 2059 Camden Avenue, Suite 136 San Jose, CA
More informationSpectral Monitoring/ SigInt
RF Test & Measurement Spectral Monitoring/ SigInt Radio Prototyping Horizontal Technologies LabVIEW RIO for RF (FPGA-based processing) PXI Platform (Chassis, controllers, baseband modules) RF hardware
More informationDigital Self Excited Loop Implementation and Experience. Trent Allison Curt Hovater John Musson Tomasz Plawski
Digital Self Excited Loop Implementation and Experience Trent Allison Curt Hovater John Musson Tomasz Plawski Overview Why Self Excited Loop? Algorithm Building Blocks Hardware and Sampling Digital Signal
More informationFPGA-BASED PULSED-RF PHASE AND AMPLITUDE DETECTOR AT SLRI
doi:10.18429/jacow-icalepcs2017- FPGA-BASED PULSED-RF PHASE AND AMPLITUDE DETECTOR AT SLRI R. Rujanakraikarn, Synchrotron Light Research Institute, Nakhon Ratchasima, Thailand Abstract In this paper, the
More informationPXIe Contents CALIBRATION PROCEDURE. Reconfigurable 6 GHz RF Vector Signal Transceiver with 200 MHz Bandwidth
IBRATION PROCEDURE PXIe-5646 Reconfigurable 6 GHz Vector Signal Transceiver with 200 MHz Bandwidth This document contains the verification and adjustment procedures for the PXIe-5646 vector signal transceiver.
More informationABSTRACT 1 CEBAF UPGRADE CAVITY/CRYOMODULE
Energy Content (Normalized) SC Cavity Resonance Control System for the 12 GeV Upgrade Cavity: Requirements and Performance T. Plawski, T. Allison, R. Bachimanchi, D. Hardy, C. Hovater, Thomas Jefferson
More informationDevelopment of utca Hardware for BAM system at FLASH and XFEL
Development of utca Hardware for BAM system at FLASH and XFEL Samer Bou Habib, Dominik Sikora Insitute of Electronic Systems Warsaw University of Technology Warsaw, Poland Jaroslaw Szewinski, Stefan Korolczuk
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationLow Cost Labview Based Sensor Simulation
Low Cost Labview Based Sensor Simulation Aldase Job John 1, Prabhu K. R 2, Niyas A 3 PG Student [CA], SELECT, VIT University, Vellore, Tamil Nadu, India 1 Professor, SELECT, VIT University, Vellore, Tamil
More informationChannelization and Frequency Tuning using FPGA for UMTS Baseband Application
Channelization and Frequency Tuning using FPGA for UMTS Baseband Application Prof. Mahesh M.Gadag Communication Engineering, S. D. M. College of Engineering & Technology, Dharwad, Karnataka, India Mr.
More informationDigital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski
Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski Introduction: The CEBAF upgrade Low Level Radio Frequency (LLRF) control
More informationTESTING SYSTEM FOR ANALOG DEVICES DIRECT DIGITAL SYNTHESIZER
TESTING SYSTEM FOR ANALOG DEVICES DIRECT DIGITAL SYNTHESIZER Ilia Loskutov *, Ivan Shvetsov-Shilovskiy, Dmitry Boychenko National Research Nuclear University MEPhI (Moscow Engineering Physics Institute),
More informationWideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA
Wideband Spectral Measurement Using Time-Gated Acquisition Implemented on a User-Programmable FPGA By Raajit Lall, Abhishek Rao, Sandeep Hari, and Vinay Kumar Spectral measurements for some of the Multiple
More informationDigital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet
Digital Dual Mixer Time Difference for Sub-Nanosecond Time Synchronization in Ethernet Pedro Moreira University College London London, United Kingdom pmoreira@ee.ucl.ac.uk Pablo Alvarez pablo.alvarez@cern.ch
More informationDirect Digital Down/Up Conversion for RF Control of Accelerating Cavities
Direct Digital Down/Up Conversion for RF Control of Accelerating Cavities C. Hovater, T. Allison, R. Bachimanchi, J. Musson and T. Plawski Introduction As digital receiver technology has matured, direct
More informationReconfigurable 6 GHz RF Vector Signal Transceiver with 1 GHz Bandwidth
CALIBRATION PROCEDURE PXIe-5840 Reconfigurable 6 GHz RF Vector Signal Transceiver with 1 GHz Bandwidth This document contains the verification procedures for the PXIe-5840 vector signal transceiver. Refer
More informationFaculty of Information Engineering & Technology. The Communications Department. Course: Advanced Communication Lab [COMM 1005] Lab 6.
Faculty of Information Engineering & Technology The Communications Department Course: Advanced Communication Lab [COMM 1005] Lab 6.0 NI USRP 1 TABLE OF CONTENTS 2 Summary... 2 3 Background:... 3 Software
More informationFast and Accurate RF component characterization enabled by FPGA technology
Fast and Accurate RF component characterization enabled by FPGA technology Guillaume Pailloncy Senior Systems Engineer Agenda RF Application Challenges What are FPGAs and why are they useful? FPGA-based
More informationFemtosecond Synchronization of Laser Systems for the LCLS
Femtosecond Synchronization of Laser Systems for the LCLS, Lawrence Doolittle, Gang Huang, John W. Staples, Russell Wilcox (LBNL) John Arthur, Josef Frisch, William White (SLAC) 26 Aug 2010 FEL2010 1 Berkeley
More informationPXIe Contents. Required Software CALIBRATION PROCEDURE
CALIBRATION PROCEDURE PXIe-5160 This document contains the verification and adjustment procedures for the PXIe-5160. Refer to ni.com/calibration for more information about calibration solutions. Contents
More informationOn-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications
On-Chip Implementation of Cascaded Integrated Comb filters (CIC) for DSP applications Rozita Teymourzadeh & Prof. Dr. Masuri Othman VLSI Design Centre BlokInovasi2, Fakulti Kejuruteraan, University Kebangsaan
More informationChapter 5. Tracking system with MEMS mirror
Chapter 5 Tracking system with MEMS mirror Up to now, this project has dealt with the theoretical optimization of the tracking servo with MEMS mirror through the use of simulation models. For these models
More informationFLASH rf gun. beam generated within the (1.3 GHz) RF gun by a laser. filling time: typical 55 μs. flat top time: up to 800 μs
The gun RF control at FLASH (and PITZ) Elmar Vogel in collaboration with Waldemar Koprek and Piotr Pucyk th FLASH Seminar at December 19 2006 FLASH rf gun beam generated within the (1.3 GHz) RF gun by
More informationSDR14TX: Synchronization of multiple devices via PXIe backplane triggering
1 (5) Application Note: SDR14TX: Synchronization of multiple devices via PXIe backplane triggering Table of Contents 1 Introduction... 2 2 Overview... 2 3 PXIe backplane trigger signals... 2 3.1 Overview...
More informationSoftware Design of Digital Receiver using FPGA
Software Design of Digital Receiver using FPGA G.C.Kudale 1, Dr.B.G.Patil 2, K. Aurobindo 3 1PG Student, Department of Electronics Engineering, Walchand College of Engineering, Sangli, Maharashtra, 2Associate
More informationRF and Microwave Test and Design Roadshow Cape Town & Midrand
RF and Microwave Test and Design Roadshow Cape Town & Midrand Advanced PXI Technologies Signal Recording, FPGA s, and Synchronization Philip Ehlers Outline Introduction to the PXI Architecture PXI Data
More informationEMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS
EMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS Diaa ElRahman Mahmoud, Abou-Bakr M. Youssef and Yasser M. Kadah Biomedical Engineering Department, Cairo University, Giza,
More informationni.com The NI PXIe-5644R Vector Signal Transceiver World s First Software-Designed Instrument
The NI PXIe-5644R Vector Signal Transceiver World s First Software-Designed Instrument Agenda Hardware Overview Tenets of a Software-Designed Instrument NI PXIe-5644R Software Example Modifications Available
More informationDAB+ Voice Break-In Solution
Product Brief DAB+ Voice Break-In Solution The Voice Break-In (VBI) solution is a highly integrated, hardware based repeater and content replacement system for DAB/DAB+. VBI s are in-tunnel/in-building
More informationAn Overview of the Decimation process and its VLSI implementation
MPRA Munich Personal RePEc Archive An Overview of the Decimation process and its VLSI implementation Rozita Teymourzadeh and Masuri Othman UKM University 1. February 2006 Online at http://mpra.ub.uni-muenchen.de/41945/
More informationDifferential Amplifiers
Differential Amplifiers Benefits of Differential Signal Processing The Benefits Become Apparent when Trying to get the Most Speed and/or Resolution out of a Design Avoid Grounding/Return Noise Problems
More informationLaboratory Assignment 1 Sampling Phenomena
1 Main Topics Signal Acquisition Audio Processing Aliasing, Anti-Aliasing Filters Laboratory Assignment 1 Sampling Phenomena 2.171 Analysis and Design of Digital Control Systems Digital Filter Design and
More informationEffects of Intensity and Position Modulation On Switched Electrode Electronics Beam Position Monitor Systems at Jefferson Lab*
JLAB-ACT--9 Effects of Intensity and Position Modulation On Switched Electrode Electronics Beam Position Monitor Systems at Jefferson Lab* Tom Powers Thomas Jefferson National Accelerator Facility Newport
More informationSpectraTronix C700. Modular Test & Development Platform. Ideal Solution for Cognitive Radio, DSP, Wireless Communications & Massive MIMO Applications
SpectraTronix C700 Modular Test & Development Platform Ideal Solution for Cognitive Radio, DSP, Wireless Communications & Massive MIMO Applications Design, Test, Verify & Prototype All with the same tool
More informationDIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS
DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS Item Type text; Proceedings Authors Hicks, William T. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings
More informationKeysight Technologies Pulsed Antenna Measurements Using PNA Network Analyzers
Keysight Technologies Pulsed Antenna Measurements Using PNA Network Analyzers White Paper Abstract This paper presents advances in the instrumentation techniques that can be used for the measurement and
More informationHow different FPGA firmware options enable digitizer platforms to address and facilitate multiple applications
How different FPGA firmware options enable digitizer platforms to address and facilitate multiple applications 1 st of April 2019 Marc.Stackler@Teledyne.com March 19 1 Digitizer definition and application
More informationGFT Channel Digital Delay Generator
Features 20 independent delay Channels 100 ps resolution 25 ps rms jitter 10 second range Output pulse up to 6 V/50 Ω Independent trigger for every channel Four triggers Three are repetitive from three
More informationAn FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters
An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters Ali Arshad, Fakhar Ahsan, Zulfiqar Ali, Umair Razzaq, and Sohaib Sajid Abstract Design and implementation of an
More informationULTRA-LOW NOISE TWO CHANNEL NOISE MEASUREMENT SYSTEM
ULTRA-LOW NOISE TWO CHANNEL NOISE MEASUREMENT SYSTEM A. Konczakowska, L. Hasse and L. Spiralski Technical University of Gdansk ul. G. Narutowicza /, 80-95 Gdansk, Poland Abstract: The computer-controlled
More informationLab 8 D/A Conversion and Waveform Generation Lab Time: 9-12pm Wednesday Lab Partner: Chih-Chieh Wang (Dennis) EE145M Station 13
Lab 8 D/A Conversion and Waveform Generation Bill Hung Lab Time: 9-12pm Wednesday 17508938 Lab Partner: Chih-Chieh Wang (Dennis) EE145M Station 13 Aim Interface with a digital-to-analog (D/A) converter
More informationQUAD PROGRAMMABLE FILTER/AMPLIFIERS For the and Signal Conditioning Systems
27604 QUAD PROGRAMMABLE FILTER/AMPLIFIERS For the 27000 and 28000 Signal Conditioning Systems SYSTEM 28000 FEATURES Graphical User Interface (GUI) and Ethernet network interface for system control Intelligent
More informationGFT1504 4/8/10 channel Delay Generator
Features 4 independent Delay Channels (10 in option) 100 ps resolution (1ps in option) 25 ps RMS jitter (channel to channel) 10 second range Channel Output pulse 6 V/50 Ω, 3 ns rise time Independent control
More informationFST-001-B Fiber Stretcher. Operation Manual
FST-001-B Fiber Stretcher Operation Manual April 6, 2005 General Photonics Corp. Ph: (909) 590-5473 5228 Edison Ave. Fax: (909) 902-5536 Chino, CA 91710 USA www.generalphotonics.com Document #: GP-UM-FST-001-B-10
More informationTHIS work focus on a sector of the hardware to be used
DISSERTATION ON ELECTRICAL AND COMPUTER ENGINEERING 1 Development of a Transponder for the ISTNanoSAT (November 2015) Luís Oliveira luisdeoliveira@tecnico.ulisboa.pt Instituto Superior Técnico Abstract
More informationFundamentals of Arbitrary. Waveform Generation
Fundamentals of Arbitrary Waveform Generation History Applications Key Specifications Optimization Signal fidelity and dynamic range Embedding and de-embedding Waveform generation and automation software
More informationAM Stabilized RF Amplifier Driver
LIGO T00074 AM Stabilized RF Amplifier Driver SURF Project Final Report August 00 Jing Luo Mentor: Daniel Sigg Co Mentor: Paul Schwinberg Abstract: The AOM/EOM driver is a high power RF amplifier used
More informationM8190A 12 GSa/s Arbitrary Waveform Generator
M8190A 12 GSa/s Arbitrary Waveform Generator March 1 st Question and Answer session 1. How much are the instruments? The starting price is $78,000 containing o 1 channel option with $55,000 o 14 bit option
More informationDesign and performance of LLRF system for CSNS/RCS *
Design and performance of LLRF system for CSNS/RCS * LI Xiao 1) SUN Hong LONG Wei ZHAO Fa-Cheng ZHANG Chun-Lin Institute of High Energy Physics, Chinese Academy of Sciences, Beijing 100049, China Abstract:
More informationPXI Vector Signal Transceivers
PRODUCT FLYER PXI Vector Signal Transceivers CONTENTS PXI Vector Signal Transceivers Detailed View of PXIe-5840 RF Vector Signal Transceiver Key Features Software-Defined Architecture Platform-Based Approach
More informationME375 Lab Project. Bradley Boane & Jeremy Bourque April 25, 2018
ME375 Lab Project Bradley Boane & Jeremy Bourque April 25, 2018 Introduction: The goal of this project was to build and program a two-wheel robot that travels forward in a straight line for a distance
More informationReconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface
SPECIFICATIONS PXIe-5645 Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface Contents Definitions...2 Conditions... 3 Frequency...4 Frequency Settling Time... 4 Internal Frequency Reference...
More informationExtending the Offset Frequency Range of the D2-135 Offset Phase Lock Servo by Indirect Locking
Extending the Offset Frequency Range of the D2-135 Offset Phase Lock Servo by Indirect Locking Introduction The Vescent Photonics D2-135 Offset Phase Lock Servo is normally used to phase lock a pair of
More informationLow-Level RF. S. Simrock, DESY. MAC mtg, May 05 Stefan Simrock DESY
Low-Level RF S. Simrock, DESY Outline Scope of LLRF System Work Breakdown for XFEL LLRF Design for the VUV-FEL Cost, Personpower and Schedule RF Systems for XFEL RF Gun Injector 3rd harmonic cavity Main
More informationAn FPGA-based Re-configurable 24-bit 96kHz Sigma-Delta Audio DAC
An FPGA-based Re-configurable 24-bit 96kHz Sigma-Delta Audio DAC Ray C.C. Cheung 1, K.P. Pun 2, Steve C.L. Yuen 1, K.H. Tsoi 1 and Philip H.W. Leong 1 1 Department of Computer Science & Engineering 2 Department
More informationNI 6013/6014 Family Specifications
NI 6013/6014 Family Specifications This document lists the I/O terminal summary and specifications for the NI 6013/6014 family of devices. This family includes the following devices: NI PCI-6013 NI PCI-6014
More informationBandPass Sigma-Delta Modulator for wideband IF signals
BandPass Sigma-Delta Modulator for wideband IF signals Luca Daniel (University of California, Berkeley) Marco Sabatini (STMicroelectronics Berkeley Labs) maintain the same advantages of BaseBand converters
More informationFiber Pigtailed Variable Frequency Shifters Acousto-optic products
Fiber Pigtailed Variable Frequency Shifters Acousto-optic products Introduction Frequency Shift LASER DOPPLER VIBROMETER (LDV) 3- PHYSICAL PRINCIPLES MAIN EQUATIONS An RF signal applied to a piezo-electric
More informationNote Using the PXIe-5785 in a manner not described in this document might impair the protection the PXIe-5785 provides.
SPECIFICATIONS PXIe-5785 PXI FlexRIO IF Transceiver This document lists the specifications for the PXIe-5785. Specifications are subject to change without notice. For the most recent device specifications,
More informationDesigning Filters Using the NI LabVIEW Digital Filter Design Toolkit
Application Note 097 Designing Filters Using the NI LabVIEW Digital Filter Design Toolkit Introduction The importance of digital filters is well established. Digital filters, and more generally digital
More informationni.com Sensor Measurement Fundamentals Series
Sensor Measurement Fundamentals Series Introduction to Data Acquisition Basics and Terminology Litkei Márton District Sales Manager National Instruments What Is Data Acquisition (DAQ)? 3 Why Measure? Engineers
More informationAnalog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016
Analog I/O ECE 153B Sensor & Peripheral Interface Design Introduction Anytime we need to monitor or control analog signals with a digital system, we require analogto-digital (ADC) and digital-to-analog
More informationInfinite Impulse Response Filters
6 Infinite Impulse Response Filters Ren Zhou In this chapter we introduce the analysis and design of infinite impulse response (IIR) digital filters that have the potential of sharp rolloffs (Tompkins
More informationLet`s get SIRIUS! SIRIUS Overview. SIRIUS from Dewesoft. SIRIUS Overview. The new hardware generation makes your measurement more precise!
SIRIUS Overview NEW dual ADC SIRIUS Overview Let`s get SIRIUS! The new hardware generation makes your measurement more precise! Dual core Input SIRIUS from Dewesoft This new technology solves the often
More informationSIGNAL RECOVERY. Model 7265 DSP Lock-in Amplifier
Model 7265 DSP Lock-in Amplifier FEATURES 0.001 Hz to 250 khz operation Voltage and current mode inputs Direct digital demodulation without down-conversion 10 µs to 100 ks output time constants Quartz
More informationAppendix B. Design Implementation Description For The Digital Frequency Demodulator
Appendix B Design Implementation Description For The Digital Frequency Demodulator The DFD design implementation is divided into four sections: 1. Analog front end to signal condition and digitize the
More informationDigital PWM IC Control Technology and Issues
Digital PWM IC Control Technology and Issues Prof. Seth R. Sanders Angel V. Peterchev Jinwen Xiao Jianhui Zhang Department of EECS University of California, Berkeley Digital Control Advantages implement
More informationFinal Report (Group 15-22)
Group 15-22 Ultrasound Imaging 1 Final Report (Group 15-22) Ultrasound Imaging System Project members Advisor and Client: Timothy Bigelow bigelow@iastate.edu Aaron Tainter (Programming) atainter@iastate.edu
More informationAmplitude and Phase Stability of Analog Components for the LLRF System of the PEFP Accelerator
Journal of the Korean Physical Society, Vol. 52, No. 3, March 2008, pp. 766770 Amplitude and Phase Stability of Analog Components for the LLRF System of the PEFP Accelerator Kyung-Tae Seol, Hyeok-Jung
More informationSV2C 28 Gbps, 8 Lane SerDes Tester
SV2C 28 Gbps, 8 Lane SerDes Tester Data Sheet SV2C Personalized SerDes Tester Data Sheet Revision: 1.0 2015-03-19 Revision Revision History Date 1.0 Document release. March 19, 2015 The information in
More informationDESIGN AND PERFORMANCE OF A SATELLITE TT&C RECEIVER CARD
DESIGN AND PERFORMANCE OF A SATELLITE TT&C RECEIVER CARD Douglas C. O Cull Microdyne Corporation Aerospace Telemetry Division Ocala, Florida USA ABSTRACT Today s increased satellite usage has placed an
More informationAnalog Electronics. Lecture. Op-amp Circuits and Active Filters. Muhammad Amir Yousaf
Analog Electronics Lecture Op-amp Circuits and Active Filters Muhammad Amir Yousaf Instrumentation Amplifiers An instrumentation amplifier (IA) amplifies the voltage difference between its terminals. It
More informationTeam proposals are due tomorrow at 6PM Homework 4 is due next thur. Proposal presentations are next mon in 1311EECS.
Lecture 8 Today: Announcements: References: FIR filter design IIR filter design Filter roundoff and overflow sensitivity Team proposals are due tomorrow at 6PM Homework 4 is due next thur. Proposal presentations
More informationRF and Microwave Test and Design Roadshow 5 Locations across Australia and New Zealand
RF and Microwave Test and Design Roadshow 5 Locations across Australia and New Zealand Advanced VNA Measurements Agenda Overview of the PXIe-5632 Architecture SW Experience Overview of VNA Calibration
More informationInterpolation Filters for the GNURadio+USRP2 Platform
Interpolation Filters for the GNURadio+USRP2 Platform Project Report for the Course 442.087 Seminar/Projekt Signal Processing 0173820 Hermann Kureck 1 Executive Summary The USRP2 platform is a typical
More informationPositive Feedback and Oscillators
Physics 3330 Experiment #5 Fall 2011 Positive Feedback and Oscillators Purpose In this experiment we will study how spontaneous oscillations may be caused by positive feedback. You will construct an active
More informationExperiment 8 Frequency Response
Experiment 8 Frequency Response W.T. Yeung, R.A. Cortina, and R.T. Howe UC Berkeley EE 105 Spring 2005 1.0 Objective This lab will introduce the student to frequency response of circuits. The student will
More informationBorut Baricevic. Libera LLRF. 17 September 2009
Borut Baricevic Libera LLRF borut.baricevic@i-tech.si 17 September 2009 Outline Libera LLRF introduction Libera LLRF system topology Signal processing structure GUI and signal acquisition RF system diagnostics
More informationPHYSICS 330 LAB Operational Amplifier Frequency Response
PHYSICS 330 LAB Operational Amplifier Frequency Response Objectives: To measure and plot the frequency response of an operational amplifier circuit. History: Operational amplifiers are among the most widely
More informationDEVELOPMENT OF A DLLRF USING COMERCIAL UTCA PLATFORM
ACDIV-2017-11 May 2017 DEVELOPMENT OF A DLLRF USING COMERCIAL UTCA PLATFORM A. Salom, E. Morales, F. Pérez - ALBA Synchrotron Abstract The Digital LLRF of ALBA has been implemented using commercial cpci
More informationOversampled ADC and PGA Combine to Provide 127-dB Dynamic Range
Oversampled ADC and PGA Combine to Provide 127-dB Dynamic Range By Colm Slattery and Mick McCarthy Introduction The need to measure signals with a wide dynamic range is quite common in the electronics
More informationKeywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System
Maxim > Design Support > Technical Documents > User Guides > APP 3910 Keywords: GPS, receiver, GPS receiver, MAX2769, 2769, 1575MHz, Integrated GPS Receiver, Global Positioning System USER GUIDE 3910 User's
More informationDeveloper Techniques Sessions
1 Developer Techniques Sessions Physical Measurements and Signal Processing Control Systems Logging and Networking 2 Abstract This session covers the technologies and configuration of a physical measurement
More informationA10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram
LETTER IEICE Electronics Express, Vol.10, No.4, 1 8 A10-Gb/slow-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram Wang-Soo Kim and Woo-Young Choi a) Department
More informationAdvances in RF and Microwave Measurement Technology
1 Advances in RF and Microwave Measurement Technology Chi Xu Certified LabVIEW Architect Certified TestStand Architect New Demands in Modern RF and Microwave Test In semiconductor and wireless, technologies
More informationUSB Dynamic Signal Acquisition
NI USB-9233 24-bit resolution 102 db dynamic range 50 ks/s max rate per channel 4 simultaneous analog inputs ±5 V input range AC coupled with IEPE power Hi-Speed USB 2.0 Recommended Software LabVIEW LabVIEW
More informationMeasurement & Control of energy systems. Teppo Myllys National Instruments
Measurement & Control of energy systems Teppo Myllys National Instruments National Instruments Direct operations in over 50 Countries More than 1,000 products, 7000+ employees, and 700 Alliance Program
More informationProblem Point Value Your score Topic 1 28 Discrete-Time Filter Analysis 2 24 Improving Signal Quality 3 24 Filter Bank Design 4 24 Potpourri Total 100
The University of Texas at Austin Dept. of Electrical and Computer Engineering Midterm #1 Date: March 7, 2014 Course: EE 445S Evans Name: Last, First The exam is scheduled to last 50 minutes. Open books
More informationLet`s get SIRIUS! SIRIUS Overview. SIRIUS from Dewesoft. SIRIUS Overview. The new hardware generation makes your measurement more precise!
Overview NEW dual ADC Overview Let`s get! The new hardware generation makes your measurement more precise! Dual core Input from Dewesoft This new technology solves the often faced problem that the signal
More information9 Best Practices for Optimizing Your Signal Generator Part 2 Making Better Measurements
9 Best Practices for Optimizing Your Signal Generator Part 2 Making Better Measurements In consumer wireless, military communications, or radar, you face an ongoing bandwidth crunch in a spectrum that
More information24-Bit, ks/s Dynamic Signal Acquisition and Generation
NI 4461, NI 4462 2 or 4 simultaneously sampled analog inputs 2 simultaneously updated analog outputs (NI 4461 only) 118 db dynamic range, 24-bit resolution 204.8 ks/s maximum sampling rate 92 khz alias-free
More informationFREIA Facility for Research Instrumentation and Accelerator Development Infrastructure and Control Architecture
FREIA Facility for Research Instrumentation and Accelerator Development Infrastructure and Control Architecture Konrad Gajewski 10 September 2013, Uppsala Why FREIA? Several circumstances test stand for
More informationComprehensive Ultrasound Research Platform
Comprehensive Ultrasound Research Platform Functional Requirements List and Performance Specifications Emma Muir Sam Muir Jacob Sandlund David Smith Advisor: Dr. José Sánchez Date: November 9, 2010 Introduction
More information