Description PART NUMBER HI5812 (PDIP, CERDIP, SOIC) TOP VIEW V DD (LSB) D0 OEL D1 CLK D2 STRT D3 V REF - D4 V REF + D5 V IN D6 V AA + D7 V AA - D8
|
|
- Warren Anderson
- 5 years ago
- Views:
Transcription
1 Semiconductor ugust 1997 MOS 2 Microsecond, 12-it, Sampling /D onverter with Internal Track and Hold Features Description onversion Time µs Throughput Rate KSPS uilt-in Track and Hold Guaranteed No Missing odes Over Temperature Single Supply Voltage V Maximum Power onsumption mw Internal or External lock pplications Remote Low Power Data cquisition Systems Digital udio DSP Modems General Purpose DSP Front End µp ontrolled Measurement System Professional udio Positioner/Fader The is a fast, low power, 12-bit, successive approximation analog-to-digital converter. It can operate from a single 3V to 6V supply and typically draws just 1.9m when operating at 5V. The features a built-in track and hold. The conversion time is as low as 15µs with a 5V supply. The twelve data outputs feature full high speed MOS threestate bus driver capability, and are latched and held through a full conversion cycle. The output is user selectable: (i.e.) 12- bit, 8-bit (MSs), and/or 4-bit (LSs). data ready flag, and conversion-start inputs complete the digital interface. n internal clock is provided and is available as an output. The clock may also be over-driven by an external source. Ordering Information PRT NUMER INL (LS) (MX OVER TEMP.) TEMP. RNGE ( o ) PKGE PKG. NO. JIP ±1.5-4 to Ld PDIP E24.3 KIP ±1. -4 to Ld PDIP E24.3 JI ±1.5-4 to Ld SOI M24.3 KI ±1. -4 to Ld SOI M24.3 JIJ ±1.5-4 to Ld ERDIP F24.3 KIJ ±1. -4 to Ld ERDIP F24.3 Pinout (PDIP, ERDIP, SOI) TOP VIEW 1 24 V DD (LS) D 2 23 OEL D D D3 5 2 V REF - D V REF + D D V + D V - D OEM D D11 (MS) V SS D1 UTION: These devices are sensitive to electrostatic discharge. Users should follow proper I Handling Procedures. opyright Harris orporation File Number
2 Functional lock Diagram V DD V SS TO INTERNL LOGI 32 ONTROL + TIMING LOK V REF + 5Ω SUSTRTE OEM D11 (MS) D1 V + 2 D9 D8 V IT SUESSIVE PPROXIMTION REGISTER 12-IT EDGE TRIGGERED D LTHED D7 D6 D5 2 D4 P1 D3 D2 V REF - D1 D (LS) OEL 6-179
3 bsolute Maximum Ratings Supply Voltage V DD to V SS (V SS -.5V) < V DD < +6.5V V + to V (V SS -.5V) to (V SS +6.5V) V + to V DD ±.3V nalog and Reference Inputs, V REF +, V REF (V SS -.3V) < < (V DD +.3V) Digital I/O Pins (V SS -.3V) < VI/O < (V DD +.3V) Operating onditions Temperature Range PDIP, SOI, and ERDIP Packages o to 85 o Thermal Information Thermal Resistance (Typical, Note 1) θ J ( o /W) θ J ( o /W) ERDIP Package PDIP Package N/ SOI Package N/ Maximum Junction Temperature Plastic Packages o eramic Package o Maximum Storage Temperature Range ο to 15 o Maximum Lead Temperature (Soldering, 1s) o (SOI - Lead Tips Only) UTION: Stresses above those listed in bsolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE: 1. θ J is measured with the component mounted on an evaluation P board in free air. Electrical Specifications V DD = V + = 5V, V REF + = +4.68V, V SS = V - = V REF - = GND, = External 75kHz, Unless Otherwise Specified 25 o -4 o TO 85 o PRMETER TEST ONDITIONS MIN TYP MX MIN MX UNITS URY Resolution its Integral Linearity Error, INL J - - ±1.5 - ±1.5 LS (End Point) K - - ±1. - ±1. LS Differential Linearity Error, DNL J - - ±2. - ±2. LS K - - ±1. - ±1. LS Gain Error, FSE J - - ±3. - ±3. LS (djustable to Zero) K - - ±2.5 - ±2.5 LS Offset Error, V OS J - - ±2. - ±2. LS (djustable to Zero) K - - ±1. - ±1. LS Power Supply Rejection, PSRR Offset Error PSRR Gain Error PSRR DYNMI HRTERISTIS Signal to Noise Ratio, SIND RMS Signal RMS Noise + Distortion Signal to Noise Ratio, SNR RMS Signal RMS Noise J K J V REF = 4V V DD = V + = 5V ±5% V DD = V + = 5V ±5% f S = Internal lock, f IN = 1kHz f S = Internal lock, f IN = 1kHz f S = Internal lock, f IN = 1kHz f S = Internal lock, f IN = 1kHz Total Harmonic Distortion, THD J f S = Internal lock, f IN = 1kHz K f S = Internal lock, f IN = 1kHz Spurious Free Dynamic Range, SFDR K J K f S =Internal lock, f IN = 1kHz f S = Internal lock, f IN = 1kHz ±.5 ±.5 ±.5 ±.5 LS LS d d d d d d d d dc dc dc dc d d d d
4 Electrical Specifications V DD = V + = 5V, V REF + = +4.68V, V SS = V - = V REF - = GND, = External 75kHz, Unless Otherwise Specified (ontinued) PRMETER TEST ONDITIONS 25 o -4 o TO 85 o MIN TYP MX MIN MX NLOG INPUT Input urrent, Dynamic t = V REF +, V - ±5 ±1 - ±1 µ Input urrent, Static onversion Stopped - ±.4 ±1 - ±1 µ Input andwidth -3d MHz Reference Input urrent µ Input Series Resistance, R S In Series with Input SMPLE Ω Input apacitance, SMPLE During Sample State pf Input apacitance, HOLD During Hold State pf DIGITL INPUTS OEL, OEM, High-Level Input Voltage, V IH V Low-Level Input Voltage, V IL V Input Leakage urrent, I IL Except, = V, 5V - - ±1 - ±1 µ Input apacitance, IN pf DIGITL OUTPUTS High-Level Output Voltage, V OH I SOURE = -4µ V Low-Level Output Voltage, V OL I SINK = 1.6m V Three-State Leakage, I OZ Except, V OUT = V, 5V - - ±1 - ±1 µ Output apacitance, OUT Except pf LOK High-Level Output Voltage, V OH I SOURE = -1µ (Note 2) V Low-Level Output Voltage, V OL I SINK = 1µ (Note 2) V Input urrent Only, = V, 5V - - ±5 - ±5 m TIMING onversion Time (t ONV + t Q ) (Includes cquisition Time) µs lock Frequency Internal lock, ( = Open) khz External (Note 2) MHz lock Pulse Width, t LOW, t HIGH External (Note 2) ns perture Delay, t D PR (Note 2) ns lock to Data Ready Delay, t D1 (Note 2) ns lock to Data Ready Delay, t D2 (Note 2) ns Start Removal Time, t R (Note 2) ns Start Setup Time, t SU (Note 2) ns Start Pulse Width, t W (Note 2) ns Start to Data Ready Delay, t D3 (Note 2) ns lock Delay from Start, t D (Note 2) ns Output Enable Delay, t EN (Note 2) ns Output Disabled Delay, t DIS (Note 2) ns POWER SUPPLY HRTERISTIS Supply urrent, I DD + I m NOTE: 2. Parameter guaranteed by design or characterization, not production tested. UNITS
5 Timing Diagrams (EXTERNL OR INTERNL) t D1 t LOW t D2 t HIGH D - D11 DT N - 1 DT N HOLD N TRK N TRK N + 1 OEL = OEM = V SS FIGURE 1. ONTINUOUS ONVERSION MODE (EXTERNL) t R t SU t W t D3 HOLD TRK HOLD FIGURE 2. SINGLE SHOT MODE EXTERNL LOK
6 Timing Diagrams (ontinued) (INTERNL) t R t D t W DON T RE t D3 HOLD TRK HOLD FIGURE 3. SINGLE SHOT MODE INTERNL LOK OEL OR OEM t EN t DIS 1.6m D - D3 OR D4 - D11 HIGH IMPEDNE TO HIGH HIGH IMPEDNE TO LOW 5% 5% 9% 1% TO OUTPUT PIN 5pF -1.6m +2.1V FIGURE 4. FIGURE 4. FIGURE 4. OUTPUT ENLE/DISLE TIMING DIGRM 1.6m 5pF +2.1V -4µ FIGURE 5. GENERL TIMING LOD IRUIT
7 Typical Performance urves V DD = V + = 5V, V REF + = 4.68V 1.5 V DD = V + = 5V V REF + = 4.68V. = INTERNL. = 75kHz. = 1MHz INL ERROR (LSs) = INTERNL. = 75kHz. = 1MHz TEMPERTURE ( o ) V OS ERROR (LSs) TEMPERTURE ( o ) FIGURE 6. INL vs TEMPERTURE FIGURE 7. OFFSET VOLTGE vs TEMPERTURE 1. V DD = V + = 5V, V REF + = 4.68V 2 V DD = V + = 5V, T = 25 o = 75kHz DNL ERROR (LSs) = INTERNL. = 75kHz. = 1MHz TEMPERTURE ( o ) ERROR (LSs) 1.5 FSE DNL INL V OS REFERENE VOLTGE, V REF (V) FIGURE 8. DNL vs TEMPERTURE FIGURE 9. URY vs REFERENE VOLTGE FSE ERROR (LSs) V DD = V + = 5V, V REF + = 4.68V. = INTERNL. = 75kHz. = 1MHz PSRR (LSs) V DD = V + = 5V ±5% = 75kHz V REF + = 4.V PSRR V OS TEMPERTURE ( o ) PSRR FSE TEMPERTURE ( o ) FIGURE 1. FULL SLE ERROR vs TEMPERTURE FIGURE 11. POWER SUPPLY REJETION vs TEMPERTURE
8 Typical Performance urves (ontinued) SUPPLY URRENT, I DD (m) 8 V DD = V + = 5V, V REF + = 4.68V INTERNL LOK TEMPERTURE ( o ) FIGURE 12. SUPPLY URRENT vs TEMPERTURE MPLITUDE (d). INPUT FREQUENY = 1kHz -1. SMPLING RTE = 5kHz -2. SNR = 72.1d -3. SIND = 71.4d EFFETIVE ITS = THD = -79.1dc -5. PEK NOISE = -8.9d -6. SFDR = -8.9d FREQUENY INS FIGURE 13. FFT SPETRUM INTERNL LOK FREQUENY (khz) 5 V DD = V + = 5V, V REF + = 4.68V ENO (ITS) V DD = V + = 5V V REF + = 4.68V 9 T = 25 o. = INTERNL 8. = 75kHz. = 1MHz TEMPERTURE ( o ) INPUT FREQUENY (khz) FIGURE 14. INTERNL LOK FREQUENY vs TEMPERTURE FIGURE 15. EFFETIVE ITS vs INPUT FREQUENY THD (dc) V DD = V + = 5V V REF + = 4.68V T = 25 o. =INTERNL. = 75kHz. = 1MHz SNR (dc) V DD = V + = 5V V REF + = 4.68V T = 25 o. = INTERNL. = 75kHz. = 1MHz INPUT FREQUENY (khz) INPUT FREQUENY (khz) FIGURE 16. TOTL HRMONI DISTORTION vs INPUT FREQUENY FIGURE 17. SIGNL NOISE RTIO vs INPUT FREQUENY
9 TLE 1. PIN DESRIPTIONS PIN NO. NME DESRIPTION 1 Output flag signifying new data is available. Goes high at end of clock period 15. Goes low when new conversion is started. 2 D it (Least Significant it, LS). 3 D1 it 1. 4 D2 it 2. 5 D3 it 3. 6 D4 it 4. 7 D5 it 5. 8 D6 it 6. 9 D7 it 7. 1 D8 it D9 it V SS Digital Ground (V). 13 D1 it D11 it 11 (Most Significant it, MS). 15 OEM Three-State Enable for D4-D11. ctive low input. 16 V - nalog Ground, (V). 17 V + nalog Positive Supply. (+5V) (See text.) 18 nalog Input. 19 V REF + Reference Voltage Positive Input, sets 495 code end of input range. 2 V REF - Reference Voltage Negative Input, sets code end of input range. 21 Start onversion Input ctive Low, recognized after end of clock period 15. During the first three clock periods of a conversion cycle, the switchable end of every capacitor is connected to the input and the comparator is being auto-balanced at the capacitor common node. During the fourth period, all capacitors are disconnected from the input; the one representing the MS (D11) is connected to the V REF + terminal; and the remaining capacitors to V REF -. The capacitor-common node, after the charges balance out, will indicate whether the input was above 1 / 2 of (V REF + - V REF -). t the end of the fourth period, the comparator output is stored and the MS capacitor is either left connected to V REF + (if the comparator was high) or returned to V REF -. This allows the next comparison to be at either 3 / 4 or 1 / 4 of (V REF + - V REF -). t the end of periods 5 through 14, capacitors representing D1 through D1 are tested, the result stored, and each capacitor either left at V REF + or at V REF -. t the end of the 15th period, when the LS (D) capacitor is tested, (D) and all the previous results are shifted to the output registers and drivers. The capacitors are reconnected to the input, the comparator returns to the balance state, and the data-ready output goes active. The conversion cycle is now complete. nalog Input The analog input pin is a predominately capacitive load that changes between the track and hold periods of the conversion cycle. During hold, clock period 4 through 15, the input loading is leakage and stray capacitance, typically less than 5µ and 2pF. t the start of input tracking, clock period 1, some charge is dumped back to the input pin. The input source must have low enough impedance to dissipate the current spike by the end of the tracking period as shown in Figure 18. The amount of charge is dependent on supply and input voltages. The average current is also proportional to clock frequency. 22 Input or Output. onversion functions are synchronized to positive going edge. (See text.) 23 OEL Three-State Enable for D D3. ctive Low Input. 24 V DD Digital Positive Supply (+5V). I IN 2m 1m m Theory of Operation 5V is a MOS 12-it nalog-to-digital onverter that uses capacitor-charge balancing to successively approximate the analog input. binarily weighted capacitor network forms the /D heart of the device. See the block diagram for the. The capacitor network has a common node which is connected to a comparator. The second terminal of each capacitor is individually switchable to the input, V REF + or V REF -. V 5V V 2ns/DIV. ONDITIONS: V DD = V + = 5.V, V REF + = 4.68V, = 4.68V, = 75kHz, T = 25 o FIGURE 18. TYPIL NLOG INPUT URRENT
10 s long as these current spikes settle completely by end of the signal acquisition period, converter accuracy will be preserved. The analog input is tracked for 3 clock cycles. With an external clock of 75kHz the track period is 4µs. simplified analog input model is presented in Figure 19. During tracking, the /D input ( ) typically appears as a 38pF capacitor being charged through a 42Ω internal switch resistance. The time constant is 16ns. To charge this capacitor from an external zero Ω source to.5 LS (1/8192), the charging time must be at least 9 time constants or 1.4µs. The maximum source impedance (R SOURE Max) for a 4µs acquisition time settling to within.5ls is 75Ω. If the clock frequency was slower, or the converter was not restarted immediately (causing a longer sample time), a higher source impedance could be tolerated. Reference Input RSW 42Ω R SOURE R SOURE(MX) = t Q SMPLE In[ 2 N+ 1) R SW ] SMPLE 38pF The reference input V REF + should be driven from a low impedance source and be well decoupled. s shown in Figure 2, current spikes are generated on the reference pin during each bit test of the successive approximation part of the conversion cycle as the charge-balancing capacitors are switched between V REF - and V REF + (clock periods 5-14). These current spikes must settle completely during each bit test of the conversion to not degrade the accuracy of the converter. Therefore V REF + and V REF - should be well bypassed. Reference input V REF - is normally connected directly to the analog ground plane. If V REF - is biased for nulling the converters offset it must be stable during the conversion cycle. I REF+ FIGURE 19. NLOG INPUT MODEL IN TRK MODE 2m 1m m 5V V 5V V 2µs/DIV. ONDITIONS: V DD = V + = 5.V, V REF + = 4.68V, = 2.3V, = 75kHz, T = 25 o FIGURE 2. TYPIL REFERENE INPUT URRENT The is specified with a 4.68V reference, however, it will operate with a reference down to 3V having a slight degradation in performance. typical graph of accuracy vs reference voltage is presented. Full Scale and Offset djustment In many applications the accuracy of the would be sufficient without any adjustments. In applications where accuracy is of utmost importance full scale and offset errors may be adjusted to zero. The V REF + and V REF - pins reference the two ends of the analog input range and may be used for offset and full scale adjustments. In a typical system the V REF - might be returned to a clean ground, and the offset adjustment done on an input amplifier. V REF + would then be adjusted to null out the full scale error. When this is not possible, the V REF - input can be adjusted to null the offset error, however, V REF - must be well decoupled. Full scale and offset error can also be adjusted to zero in the signal conditioning amplifier driving the analog input ( ). ontrol Signal The may be synchronized from an external source by using the (Start onversion) input to initiate conversion, or if is tied low, may be allowed to free run. Each conversion cycle takes 15 clock periods. The input is tracked from clock period 1 through period 3, then disconnected as the successive approximation takes place. fter the start of the next period 1 (specified by t D data), the output is updated. The (Data Ready) status output goes high (specified by t D1 ) after the start of clock period 1, and returns low (specified by t D2 ) after the start of clock period 2. The 12 data bits are available in parallel on three-state bus driver outputs. When low, the OEM input enables the most significant byte (D4 through D11) while the OEL input enables the four least significant bits (D - D3). t EN and t DIS specify the output enable and disable times. If the output data is to be latched externally, either the trailing edge of data ready or the next falling edge of the clock after data ready goes high can be used. When input is used to initiate conversions, operation is slightly different depending on whether an internal or external clock is used. Figure 3 illustrates operation with an internal clock. If the signal is removed (at least t R ) before clock period 1, and is not reapplied during that period, the clock will shut off after entering period 2. The input will continue to track and the output will remain high during this time. low signal applied to (at least t W wide) can now initiate a new conversion. The signal (after a delay of (t D )) causes the clock to restart. Depending on how long the clock was shut off, the low portion of clock period 2 may be longer than during the remaining cycles
11 The input will continue to track until the end of period 3, the same as when free running. Figure 2 illustrates the same operation as above but with an external clock. If is removed (at least t R ) before clock period 2, a low signal applied to will drop the flag as before, and with the first positive-going clock edge that meets the (t SU ) setup time, the converter will continue with clock period 3. lock The can operate either from its internal clock or from one externally supplied. The pin functions either as the clock output or input. ll converter functions are synchronized with the rising edge of the clock signal. Figure 21 shows the configuration of the internal clock. The clock output drive is low power: if used as an output, it should not have more than 1 MOS gate load applied, and stray wiring capacitance should be kept to a minimum. The internal clock will shut down if the /D is not restarted after a conversion. The clock could also be shut down with an open collector driver applied to the pin. This should only be done during the sample portion (the first three clock periods) of a conversion cycle, and might be useful for using the device as a digital sample and hold. If an external clock is supplied to the pin, it must have sufficient drive to overcome the internal clock source. The external clock can be shut off, but again, only during the sample portion of a conversion cycle. t other times, it must be above the minium frequency shown in the specifications. In the above two cases, a further restriction applies in that the clock should not be shut off during the third sample period for more than 1ms. This might cause an internal charge-pump voltage to decay. If the internal or external clock was shut off during the conversion time (clock cycles 4 through 15) of the /D, the output might be invalid due to balancing capacitor droop. n external clock must also meet the minimum t LOW and t HIGH times shown in the specifications. violation may cause an internal miscount and invalidate the results. Except for V +, which is a substrate connection to V DD, all pins have protection diodes connected to V DD and V SS. Input transients above V DD or below V SS will get steered to the digital supplies. The V + and V - terminals supply the charge-balancing comparator only. ecause the comparator is autobalanced between conversions, it has good low-frequency supply rejection. It does not reject well at high frequencies however; V - should be returned to a clean analog ground and V + should be R decoupled from the digital supply as shown in Figure 22. There is approximately 5Ω of substrate impedance between V DD and V +. This can be used, for example, as part of a low-pass R filter to attenuate switching supply noise. 1µF capacitor from V + to ground would attenuate 3kHz noise by approximately 4d. Note that back-to-back diodes should be placed from V DD to V + to handle supply to capacitor turn-on or turn-off current spikes. Dynamic Performance Fast Fourier Transform (FFT) techniques are used to evaluate the dynamic performance of the /D. low distortion sine wave is applied to the input of the /D converter. The input is sampled by the /D and its output stored in RM. The data is than transformed into the frequency domain with a 496 point FFT and analyzed to evaluate the converters dynamic performance such as SNR and THD. See typical performance characteristics. Signal-To-Noise Ratio The signal to noise ratio (SNR) is the measured RMS signal to RMS sum of noise at a specified input and sampling frequency. The noise is the RMS sum of all except the fundamental and the first five harmonic signals. The SNR is dependent on the number of quantization levels used in the converter. The theoretical SNR for an N-bit converter with no differential or integral linearity error is: SNR = (6.2N ) d. For an ideal 12-bit converter the SNR is 74d. Differential and integral linearity errors will degrade SNR. SNR = 1 Log Sinewave Signal Power Total Noise Power OPTIONL EXTERNL LOK 1kΩ INTERNL ENLE LOK 18pF Signal-To-Noise + Distortion Ratio SIND is the measured RMS signal to RMS sum of noise plus harmonic power and is expressed by the following: SIND = 1 Log Sinewave Signal Power Noise + Harmonic Power (2nd - 6th) FIGURE 21. INTERNL LOK IRUITRY Power Supplies and Grounding V DD and V SS are the digital supply pins: they power all internal logic and the output drivers. ecause the output drivers can cause fast current spikes in the V DD and V SS lines, V SS should have a low impedance path to digital ground and V DD should be well bypassed. Effective Number of its The effective number of bits (ENO) is derived from the SIND data; ENO = SIND
12 Total Harmonic Distortion The total harmonic distortion (THD) is the ratio of the RMS sum of the second through sixth harmonic components to the fundamental RMS signal for a specified input and sampling frequency. Spurious-Free Dynamic Range The spurious-free dynamic range (SFDR) is the ratio of the fundamental RMS amplitude to the RMS amplitude of the next largest spur or spectral component. If the harmonics are buried in the noise floor it is the largest peak. Total Harmonic Power (2nd - 6th Harmonic) THD = 1 Log Sinewave Signal Power SFDR = 1 Log Sinewave Signal Power Highest Spurious Signal Power TLE 2. ODE TLE ODE DESRIPTION INPUT VOLTGE V REF+ = 4.68V V REF- =.V (V) DEIML OUNT INRY OUTPUT ODE MS LS D11 D1 D9 D8 D7 D6 D5 D4 D3 D2 D1 D Full Scale (FS) FS - 1 LS /4 FS /2 FS /4 FS LS Zero The voltages listed above represent the ideal lower transition of each output code shown as a function of the reference voltage. +5V.1µF 4.7µF 1µF.1µF.1µF V + V DD V REF 4.7µF.1µF.1µF V REF+ D11. D OUTPUT DT OEM NLOG INPUT OEL 75kHz LOK V REF- V - V SS FIGURE 22. GROUND ND SUPPLY DEOUPLING 6-18
13 Die haracteristics DIE DIMENSIONS: 32µm x 394µm METLLIZTION: Type: lsi Thickness: 11kÅ ±1kÅ PSSIVTION: Type: PSG Thickness: 13kÅ ±2.5kÅ WORST SE URRENT DENSITY: 1.84 x 1 5 /cm 2 Metallization Mask Layout D1 D (LS) V DD OEL D2 D3 V REF - D4 D5 D6 V REF + D7 D8 V + V - D9 V SS D1 D11 (MS) OEM 6-181
HI5812. CMOS 20 Microsecond, 12-Bit, Sampling A/D Converter with Internal Track and Hold. Features. Applications. Ordering Information.
Data Sheet March 31, 2005 FN3214.6 MOS 20 Microsecond, 12-it, Sampling /D onverter with Internal Track and Hold The is a fast, low power, 12-bit, successive approximation analog-to-digital converter. It
More informationDATASHEET HI5812. Features. Applications. Ordering Information. Pinout
DTSHEET HI5812 MOS 20 Microsecond, 12-it, Sampling /D onverter with Internal Track and Hold FN3214 Rev 6.00 The HI5812 is a fast, low power, 12-bit, successive approximation analog-to-digital converter.
More informationHA MHz, High Slew Rate, High Output Current Buffer. Description. Features. Applications. Ordering Information. Pinouts.
SEMICONDUCTOR HA-2 November 99 Features Voltage Gain...............................99 High Input Impedance.................... kω Low Output Impedance....................... Ω Very High Slew Rate....................
More informationDATASHEET HI2315. Features. Description. Ordering Information. Applications. Pinout HI2315 (MQFP) TOP VIEW
DATASHEET HI25 -Bit, 80 MSPS D/A onverter (Ultra-Low Glitch Version) FN4 Rev.1.00 Features Throughput Rate.......................... 80MHz Low Power.............................. 150mW Single Power Supply........................
More information2.7 V to 5.5 V, 400 ksps 8-/10-Bit Sampling ADC AD7813
a FEATURES 8-/10-Bit ADC with 2.3 s Conversion Time On-Chip Track and Hold Operating Supply Range: 2.7 V to 5.5 V Specifications at 2.7 V 3.6 V and 5 V 10% 8-Bit Parallel Interface 8-Bit + 2-Bit Read Power
More informationDATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.
12-Bit, 5MSPS A/D Converter NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN3984 Rev 7.00 The HI5805
More informationFeatures CURRENT SOURCE CURRENT SOURCE #2
Data Sheet September 99 File Number 4. Precision Waveform Generator/Voltage ontrolled Oscillator The waveform generator is a monolithic integrated circuit capable of producing high accuracy sine, square,
More informationSerial Controlled, 8-Channel SPST Switch
General Description The analog switch with serial digital interface offers eight separately controlled single-pole-single-throw (SPST) switches. ll switches conduct equally in either direction, and on-resistance
More informationHA Features. 650ns Precision Sample and Hold Amplifier. Applications. Functional Diagram. Ordering Information. Pinout
HA-50 Data Sheet June 200 FN2858.5 650ns Precision Sample and Hold Amplifier The HA-50 is a very fast sample and hold amplifier designed primarily for use with high speed A/D converters. It utilizes the
More informationHA-2600, HA Features. 12MHz, High Input Impedance Operational Amplifiers. Applications. Pinouts. Ordering Information
HA26, HA26 September 998 File Number 292.3 2MHz, High Input Impedance Operational Amplifiers HA26/26 are internally compensated bipolar operational amplifiers that feature very high input impedance (MΩ,
More informationHA-2520, HA-2522, HA-2525
HA-, HA-, HA- Data Sheet September 99 File Number 9. MHz, High Slew Rate, Uncompensated, High Input Impedance, Operational Amplifiers HA-// comprise a series of operational amplifiers delivering an unsurpassed
More informationSPT BIT, 100 MWPS TTL D/A CONVERTER
FEATURES 12-Bit, 100 MWPS digital-to-analog converter TTL compatibility Low power: 640 mw 1/2 LSB DNL 40 MHz multiplying bandwidth Industrial temperature range Superior performance over AD9713 Improved
More informationTiny, 2.1mm x 1.6mm, 3Msps, Low-Power, Serial 12-Bit ADC
EVALUATION KIT AVAILABLE MAX1118 General Description The MAX1118 is a tiny (2.1mm x 1.6mm), 12-bit, compact, high-speed, low-power, successive approximation analog-to-digital converter (ADC). This high-performance
More informationCD4051B, CD4052B, CD4053B
CD, CD, CD Data sheet acquired from Harris Semiconductor SCHSD ugust - Revised March [ /Title (CD, CD, CD ) /Subject CMOS nalog ultilexrs/dem ltiplexrs with ogic evel onverion) /uthor ) /Keyords Harris
More informationShunt Mode Audio Click-and-Pop Eliminator
19-4295; Rev ; 1/8 Shunt Mode udio Click-and-Pop Eliminator General Description The is an audio click-and-pop eliminator for portable multimedia devices. Operating from a 1.7V to 3.6V supply, the connects
More informationHA4600. Features. 480MHz, SOT-23, Video Buffer with Output Disable. Applications. Pinouts. Ordering Information. Truth Table
TM Data Sheet June 2000 File Number 3990.6 480MHz, SOT-23, Video Buffer with Output Disable The is a very wide bandwidth, unity gain buffer ideal for professional video switching, HDTV, computer monitor
More informationHA Microsecond Precision Sample and Hold Amplifier. Features. Applications. Pinouts. Ordering Information. Data Sheet August 24, 2005 FN2857.
Data Sheet FN85. Microsecond Precision Sample and Hold Amplifier The was designed for use in precision, high speed data acquisition systems. The circuit consists of an input transconductance amplifier
More informationHA MHz Video Buffer. Features. Applications. Ordering Information. Pinouts. Data Sheet February 6, 2006 FN2924.8
HA-533 Data Sheet February 6, 26 FN2924.8 25MHz Video Buffer The HA-533 is a unity gain monolithic IC designed for any application requiring a fast, wideband buffer. Featuring a bandwidth of 25MHz and
More information16-Bit, 135ksps, Single-Supply ADCs with Bipolar Analog Input Range
19-2755; Rev 1; 8/3 16-Bit, 135ksps, Single-Supply ADCs with General Description The 16-bit, low-power, successiveapproximation analog-to-digital converters (ADCs) feature automatic power-down, a factory-trimmed
More informationADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23
ADCS7476/ADCS7477/ADCS7478 1MSPS, 12-/10-/8-Bit A/D Converters in 6-Lead SOT-23 General Description The ADCS7476, ADCS7477, and ADCS7478 are low power, monolithic CMOS 12-, 10- and 8-bit analog-to-digital
More informationHA Features. 12MHz, High Input Impedance, Operational Amplifier. Applications. Pinout. Part Number Information. Data Sheet May 2003 FN2893.
OBSOLETE PRODUCT POSSIBLE SUBSTITUTE PRODUCT HA-2525 HA-2515 Data Sheet May 23 FN2893.5 12MHz, High Input Impedance, Operational Amplifier HA-2515 is a high performance operational amplifier which sets
More informationHI Bit, 40 MSPS, High Speed D/A Converter
October 6, 005 Pb-Free and RoHS Compliant HI7 -Bit, 40 MSPS, High Speed D/A Converter Features Throughput Rate......................... 40MHz Resolution................................ -Bit Integral Linearity
More informationHI-201HS. High Speed Quad SPST CMOS Analog Switch
SEMICONDUCTOR HI-HS December 99 Features Fast Switching Times, N = ns, FF = ns Low ON Resistance of Ω Pin Compatible with Standard HI- Wide Analog Voltage Range (±V Supplies) of ±V Low Charge Injection
More information10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23
19-195; Rev 1; 1/4 1-Bit, Low-Power, Rail-to-Rail General Description The is a small footprint, low-power, 1-bit digital-to-analog converter (DAC) that operates from a single +.7V to +5.5V supply. The
More informationUniversal Input Switchmode Controller
Universal Input Switchmode Controller Si9120 FEATURES 10- to 0- Input Range Current-Mode Control 12-mA Output Drive Internal Start-Up Circuit Internal Oscillator (1 MHz) and DESCRIPTION The Si9120 is a
More information400ksps/300ksps, Single-Supply, Low-Power, Serial 12-Bit ADCs with Internal Reference
19-1687; Rev 2; 12/10 EVALUATION KIT AVAILABLE General Description The 12-bit analog-to-digital converters (ADCs) combine a high-bandwidth track/hold (T/H), a serial interface with high conversion speed,
More informationDistributed by: www.jameco.com --- The content and copyrights of the attached material are the property of its owner. 9-; Rev ; /9 Switched-apacitor Voltage onverters General Description The MX and are
More informationLow-Power, 12-Bit, Rail to Rail Voltage-Output Serial DAC in SOT23
General Description The MAX5712 is a small footprint, low-power, 12-bit digitalto-analog converter (DAC) that operates from a single +2.7V to +5.5V supply. The MAX5712 on-chip precision output amplifier
More informationCMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER
CMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER FEATURES 12-BICCURACY IN 8-PIN MINI-DIP AND 8-PIN SOIC FAST 3-WIRE SERIAL INTERFACE LOW INL AND DNL: ±1/2 LSB max GAIN ACCURACY TO ±1LSB
More informationDATASHEET HI1175. Features. Ordering Information. Applications. Pinout. 8-Bit, 20MSPS, Flash A/D Converter. FN3577 Rev 8.
8-Bit, 2MSPS, Flash A/D Converter Pb-Free and RoHS Compliant DATASHEET FN377 Rev 8. The HI117 is an 8-bit, analog-to-digital converter built in a 1.4 m CMOS process. The low power, low differential gain
More informationSCLK 4 CS 1. Maxim Integrated Products 1
19-172; Rev ; 4/ Dual, 8-Bit, Voltage-Output General Description The contains two 8-bit, buffered, voltage-output digital-to-analog converters (DAC A and DAC B) in a small 8-pin SOT23 package. Both DAC
More informationMAX8863T/S/R, MAX8864T/S/R. Low-Dropout, 120mA Linear Regulators. General Description. Benefits and Features. Ordering Information.
General Description The MAX8863T/S/R and low-dropout linear regulators operate from a +2.5V to +6.5V input range and deliver up to 12mA. A PMOS pass transistor allows the low, 8μA supply current to remain
More informationSingle Supply, Rail to Rail Low Power FET-Input Op Amp AD820
a FEATURES True Single Supply Operation Output Swings Rail-to-Rail Input Voltage Range Extends Below Ground Single Supply Capability from + V to + V Dual Supply Capability from. V to 8 V Excellent Load
More informationHA Quad, 3.5MHz, Operational Amplifier. Description. Features. Applications. Ordering Information. Pinouts. November 1996
SEMICONDUCTOR HA4741 November 1996 Features Slew Rate...............................1.6V/µs Bandwidth................................MHz Input Voltage Noise...................... 9nV/ Hz Input Offset Voltage.........................mV
More information4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP AD7904/AD7914/AD7924
a 4-Channel, 1 MSPS, 8-/10-/12-Bit ADCs with Sequencer in 16-Lead TSSOP AD7904/AD7914/AD7924 FEATURES Fast Throughput Rate: 1 MSPS Specified for V DD of 2.7 V to 5.25 V Low Power: 6 mw max at 1 MSPS with
More informationImproved Second Source to the EL2020 ADEL2020
Improved Second Source to the EL ADEL FEATURES Ideal for Video Applications.% Differential Gain. Differential Phase. db Bandwidth to 5 MHz (G = +) High Speed 9 MHz Bandwidth ( db) 5 V/ s Slew Rate ns Settling
More informationOUTPUT UP TO 300mA C2 TOP VIEW FAULT- DETECT OUTPUT. Maxim Integrated Products 1
19-1422; Rev 2; 1/1 Low-Dropout, 3mA General Description The MAX886 low-noise, low-dropout linear regulator operates from a 2.5 to 6.5 input and is guaranteed to deliver 3mA. Typical output noise for this
More informationData Sheet June Features. Pinout
NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 888INTERSIL or www.intersil.com/tsc 0Bit Multiplying D/A Converter The AD7533 is a monolithic, low cost,
More information781/ /
781/329-47 781/461-3113 SPECIFICATIONS DC SPECIFICATIONS J Parameter Min Typ Max Units SAMPLING CHARACTERISTICS Acquisition Time 5 V Step to.1% 25 375 ns 5 V Step to.1% 2 35 ns Small Signal Bandwidth 15
More informationCD74HC4067, CD74HCT4067
Data sheet acquired from Harris Semiconductor SCHS209 February 1998 CD74HC4067, CD74HCT4067 High-Speed CMOS Logic 16-Channel Analog Multiplexer/Demultiplexer [ /Title (CD74 HC406 7, CD74 HCT40 67) /Subject
More information12-Bit, Low-Power, Dual, Voltage-Output DAC with Serial Interface
19-2124; Rev 2; 7/3 12-Bit, Low-Power, Dual, Voltage-Output General Description The dual,12-bit, low-power, buffered voltageoutput, digital-to-analog converter (DAC) is packaged in a space-saving 8-pin
More informationFour-Channel Sample-and-Hold Amplifier AD684
a FEATURES Four Matched Sample-and-Hold Amplifiers Independent Inputs, Outputs and Control Pins 500 ns Hold Mode Settling 1 s Maximum Acquisition Time to 0.01% Low Droop Rate: 0.01 V/ s Internal Hold Capacitors
More information+2.7V to +5.5V, Low-Power, Triple, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs
19-1560; Rev 1; 7/05 +2.7V to +5.5V, Low-Power, Triple, Parallel General Description The parallel-input, voltage-output, triple 8-bit digital-to-analog converter (DAC) operates from a single +2.7V to +5.5V
More information16-Bit, 135ksps, Single-Supply ADCs with Bipolar Analog Input Range
19-2675; Rev 1; 1/3 16-Bit, 135ksps, Single-Supply ADCs with General Description The 16-bit, low-power, successive-approximation analog-to-digital converters (ADCs) feature automatic power-down, a factorytrimmed
More informationTVS Diode Arrays (SPA Diodes) SP725 Series 5pF 8kV Diode Array. General Purpose ESD Protection - SP725 Series. RoHS Pb GREEN.
SP725 Series 5pF 8kV Diode Array RoHS Pb GREEN Description The SP725 is an array of SR/Diode bipolar structures for ESD and overvoltage protection of sensitive input circuits. The SP725 has 2 protection
More informationDual SPDT CMOS Analog Switch
Dual SPDT CMOS nalog Switch HI-5051/883 This CMOS analog switch offers low resistance switching performance for analog voltages up to the supply rails and for signal currents up to 70m. ON resistance is
More informationSingle Supply, Rail to Rail Low Power FET-Input Op Amp AD820
a FEATURES True Single Supply Operation Output Swings Rail-to-Rail Input Voltage Range Extends Below Ground Single Supply Capability from V to V Dual Supply Capability from. V to 8 V Excellent Load Drive
More informationTEMP. PKG. -IN 1 16 S/H CONTROL PART NUMBER RANGE
DATASHEET 7ns, Low Distortion, Precision Sample and Hold Amplifier FN59 Rev 5. The combines the advantages of two sample/ hold architectures to create a new generation of monolithic sample/hold. High amplitude,
More informationComplete 12-Bit 1.5/3.0/10.0 MSPS Monolithic A/D Converters AD9221/AD9223/AD9220
Complete 12-Bit 1.5/3.0/10.0 MSPS Monolithic /D Converters D9221/D9223/ FETURES Monolithic 12-Bit /D Converter Product Family Family Members re: D9221, D9223, and Flexible Sampling Rates: 1.5 MSPS, 3.0
More informationPART TOP VIEW V EE 1 V CC 1 CONTROL LOGIC
19-1331; Rev 1; 6/98 EVALUATION KIT AVAILABLE Upstream CATV Driver Amplifier General Description The MAX3532 is a programmable power amplifier for use in upstream cable applications. The device outputs
More informationPOSSIBLE SUBSTITUTE PRODUCT HA-2842, HA-2544
OBSOLETE PRODUCT POSSIBLE SUBSTITUTE PRODUCT HA2842, HA2544 5MHz, Fast Settling, Unity Gain Stable, Video Operational Amplifier DATASHEET FN2843 Rev 4. The HA2841 is a wideband, unity gain stable, operational
More informationHA7210, HA kHz to 10MHz, Low Power Crystal Oscillator. Description. Features. Ordering Information. Applications. Typical Application Circuits
SEMICONDUCTOR HA, HA November 99 khz to MHz, Low Power Crystal Oscillator Features Description Single Supply Operation at khz.......... V to V Operating Frequency Range........ khz to MHz Supply Current
More informationLow-Noise, Precision, +2.5V/+4.096V/+5V Voltage Reference
19-193; Rev ; 4/1 Low-Noise, Precision, +2.5V/+4.96V/+5V General Description The is a low-noise, precision voltage reference with extremely low 2ppm/ C temperature coefficient over the automotive temperature
More informationHI-201HS. Features. High Speed, Quad SPST, CMOS Analog Switch. Applications. Ordering Information. Pinout (Switches Shown For Logic 1 Input) FN3123.
HI-HS Data Sheet September 4 FN.4 High Speed, Quad SPST, CMOS Analog Switch The HI-HS is a monolithic CMOS Analog Switch featuring very fast switching speeds and low ON resistance. The integrated circuit
More informationMultirange, +5V, 12-Bit DAS with 2-Wire Serial Interface
EVALUATION KIT AVAILABLE / General Description The / are multirange, 12-bit data acquisition systems (DAS) that require only a single +5V supply for operation, yet accept signals at their analog inputs
More information+2.5V/+4.096V/+5V Voltage References
// +2.5V/+4.96V/+5V Voltage References General Description The // are low-noise, precision voltage references with extremely low 1ppm/ C temperature coefficients and excellent ±.2% initial accuracy. These
More informationOctal Sample-and-Hold with Multiplexed Input SMP18
a FEATURES High Speed Version of SMP Internal Hold Capacitors Low Droop Rate TTL/CMOS Compatible Logic Inputs Single or Dual Supply Operation Break-Before-Make Channel Addressing Compatible With CD Pinout
More informationSMP04 SPECIFICATIONS ELECTRICAL CHARACTERISTICS
SMP4 SPECIFICATIONS ELECTRICAL CHARACTERISTICS (@ = +. V, = DGND = V, R L = No Load, T A = Operating Temperature Range specified in Absolute Maximum Ratings, unless otherwise noted.) Parameter Symbol Conditions
More informationHA-2520, HA MHz, High Slew Rate, Uncompensated, High Input Impedance, Operational Amplifiers. Features. Applications. Ordering Information
HA-22, HA-22 Data Sheet August, 2 FN2894. 2MHz, High Slew Rate, Uncompensated, High Input Impedance, Operational Amplifiers HA-22/22 comprise a series of operational amplifiers delivering an unsurpassed
More informationDescription TRC NC EPE GND CLS1 RRD CLS2 RBR8 SBS RBR7 PI RBR6 CRL RBR5 TBR8 RBR4 TBR7 RBR3 TBR6 RBR2 TBR5 RBR1 TBR4 PE TBR3 FE TBR2 OE TBR1 SFD
March 1997 CMOS Universal Asynchronous Receiver Transmitter (UART) Features 8.0MHz Operating Frequency (HD-6402B) 2.0MHz Operating Frequency (HD-6402R) Low Power CMOS Design Programmable Word Length, Stop
More informationMicropower, Single-Supply, Rail-to-Rail, Precision Instrumentation Amplifiers MAX4194 MAX4197
General Description The is a variable-gain precision instrumentation amplifier that combines Rail-to-Rail single-supply operation, outstanding precision specifications, and a high gain bandwidth. This
More informationTVS Diode Arrays (SPA Diodes) SP725 Series 5pF 8kV Diode Array. General Purpose ESD Protection - SP725 Series. RoHS Pb GREEN.
SP725 Series 5pF 8kV Diode Array RoHS Pb GREEN Description The SP725 is an array of SR/Diode bipolar structures for ESD and overvoltage protection of sensitive input circuits. The SP725 has 2 protection
More informationTOP VIEW. Maxim Integrated Products 1
19-1857; Rev ; 11/ EVALUATION KIT AVAILABLE General Description The low-power, 8-bit, dual-channel, analog-to-digital converters (ADCs) feature an internal track/hold (T/H) voltage reference (/), clock,
More informationSGM9154 Single Channel, Video Filter Driver for HD (1080p)
PRODUCT DESCRIPTION The SGM9154 video filter is intended to replace passive LC filters and drivers with an integrated device. The 6th-order channel offers High Definition (HDp) filter. The SGM9154 may
More informationCA5260, CA5260A. 3MHz, BiMOS Microprocessor Operational Amplifiers with MOSFET Input/CMOS Output. Features. Description.
, A November 1996 3MHz, BiMOS Microprocessor Operational Amplifiers with MOSFET Input/CMOS Output Features Description MOSFET Input Stage provides - Very High Z I = 1.5TΩ (1.5 x 10 12 Ω) (Typ) - Very Low
More information2.7 V to 5.5 V, 350 ksps, 10-Bit 4-/8-Channel Sampling ADCs AD7811/AD7812
a FEATURES 10-Bit ADC with 2.3 s Conversion Time The AD7811 has Four Single-Ended Inputs that Can Be Configured as Three Pseudo Differential Inputs with Respect to a Common, or as Two Independent Pseudo
More informationQuad 12-Bit Digital-to-Analog Converter (Serial Interface)
Quad 1-Bit Digital-to-Analog Converter (Serial Interface) FEATURES COMPLETE QUAD DAC INCLUDES INTERNAL REFERENCES AND OUTPUT AMPLIFIERS GUARANTEED SPECIFICATIONS OVER TEMPERATURE GUARANTEED MONOTONIC OVER
More informationCA3140, CA3140A. 4.5MHz, BiMOS Operational Amplifier with MOSFET Input/Bipolar Output. Description. Features. Applications. Ordering Information
November 99 SEMICONDUCTOR CA, CAA.MHz, BiMOS Operational Amplifier with MOSFET Input/Bipolar Output Features MOSFET Input Stage - Very High Input Impedance (Z IN ) -.TΩ (Typ) - Very Low Input Current (I
More information+2.7V to +5.5V, Low-Power, Dual, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs
9-565; Rev ; /99 +.7 to +5.5, Low-Power, Dual, Parallel General Description The MAX5 parallel-input, voltage-output, dual 8-bit digital-to-analog converter (DAC) operates from a single +.7 to +5.5 supply
More informationDescription PKG. NO. TRC NC EPE GND CLS1 RRD CLS2 RBR8 SBS RBR7 PI RBR6 CRL RBR5 TBR8 RBR4 TBR7 RBR3 TBR6 RBR2 TBR5 RBR1 TBR4 PE TBR3 FE TBR2 OE
March 1997 Features SEMICONDUCTOR Low Power CMOS Circuitry.......... 7.5mW (Typ) at 3.2MHz (Max Freq.) at V DD = 5V Baud Rate - DC to 200K Bits/s (Max) at.............. 5V, 85 o C - DC to 400K Bits/s (Max)
More informationComplete, Dual, 12-Bit Multiplying DACs MX7837/MX7847
19-0158; Rev 0; 7/93 General Description The are dual, 12-bit, multiplying, voltage-output digital-to-analog converters (DCs). Each DC has an output amplifier and a feedback resistor. The output amplifier
More informationDATASHEET HI5660. Features. Ordering Information. Applications. Pinout. 8-Bit, 125/60MSPS, High Speed D/A Converter. FN4521 Rev 7.
DATASHEET HI5660 8-Bit, 125/60MSPS, High Speed D/A Converter The HI5660 is an 8-bit, 125MSPS, high speed, low power, D/A converter which is implemented in an advanced CMOS process. Operating from a single
More information16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP AD7490-EP
Enhanced Product FEATURES Fast throughput rate: 1 MSPS Specified for VDD of 4.75 V to 5.25 V Low power at maximum throughput rates 12.5 mw maximum at 1 MSPS with 5 V supplies 16 (single-ended) inputs with
More informationLow-Power, Low-Glitch, Octal 12-Bit Voltage- Output DACs with Serial Interface
9-232; Rev 0; 8/0 Low-Power, Low-Glitch, Octal 2-Bit Voltage- Output s with Serial Interface General Description The are 2-bit, eight channel, lowpower, voltage-output, digital-to-analog converters (s)
More informationHI1175, CXD Bit, 20 MSPS Flash A/D Converter. Description. Features. Ordering Information. Applications. Pinout.
SEMICONDUCTOR HI117, CXD117 September 1996 Features 8-Bit, 20 MSPS Flash A/D Converter Description Resolution: 8-Bit ±0.3 LSB (DNL) Maximum Sampling Frequency: 20 MSPS Low Power Consumption: 60mW (at 20
More informationSingle-Supply, Low-Power, Serial 8-Bit ADCs
19-1822; Rev 1; 2/2 Single-Supply, Low-Power, Serial 8-Bit ADCs General Description The / low-power, 8-bit, analog-todigital converters (ADCs) feature an internal track/hold (T/H), voltage reference, monitor,
More informationCD74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS66A November 997 - Revised April 999 CD74HC22, CD74HCT22 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title (CD74
More informationTVS Diode Arrays (SPA Diodes) SP723 Series 5pF 8kV Diode Array. General Purpose ESD Protection - SP723 Series. RoHS Pb GREEN.
SP723 Series 5pF 8kV Diode Array RoHS Pb GREEN Description The SP723 is an array of SR/Diode bipolar structures for ESD and over-voltage protection of sensitive input circuits. The SP723 has 2 protection
More information8-Bit A/D Converter AD673 REV. A FUNCTIONAL BLOCK DIAGRAM
a FEATURES Complete 8-Bit A/D Converter with Reference, Clock and Comparator 30 s Maximum Conversion Time Full 8- or 16-Bit Microprocessor Bus Interface Unipolar and Bipolar Inputs No Missing Codes Over
More informationDATASHEET HI5767. Features. Applications. Pinout. 10-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference. FN4319 Rev 6.
NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc 10-Bit, 20/40/60MSPS A/D Converter with Internal Voltage Reference
More informationDATASHEET HI1171. Ordering Information. Typical Application Circuit. Pinout. 8-Bit, 40 MSPS, High Speed D/A Converter. FN3662 Rev.3.
-Bit, 40 MSPS, High Speed D/A Converter Pb-Free and RoHS Compliant DATASHEET FN366 Rev.3.00 Features Throughput Rate.......................... 40MHz Resolution.................................-Bit Integral
More informationHI-200, HI-201. Dual/Quad SPST, CMOS Analog Switches. Features. Applications. Ordering Information. Functional Diagram FN3121.8
HI-200, HI-201 Data Sheet FN3121.8 Dual/Quad SPST, CMOS Analog Switches HI-200/HI-201 (dual/quad) are monolithic devices comprising independently selectable SPST switches which feature fast switching speeds
More information16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP AD7490
a FEATURES Fast Throughput Rate: 1 MSPS Specified for V DD of 2.7 V to 5.25 V Low Power at Max Throughput Rates: 5.4 mw Max at 870 ksps with 3 V Supplies 12.5 mw Max at 1 MSPS with 5 V Supplies 16 (Single-Ended)
More informationICL8038. Features. Precision Waveform Generator/Voltage Controlled Oscillator. Ordering Information. Pinout. Functional Diagram
Semiconductor IL0 September 99 File Number 64. Precision Waveform Generator/Voltage ontrolled Oscillator The IL0 waveform generator is a monolithic integrated circuit capable of producing high accuracy
More informationADC78H90 8-Channel, 500 ksps, 12-Bit A/D Converter
8-Channel, 500 ksps, 12-Bit A/D Converter General Description The ADC78H90 is a low-power, eight-channel CMOS 12-bit analog-to-digital converter with a conversion throughput of 500 ksps. The converter
More informationAD7520, AD Bit, 12-Bit, Multiplying D/A Converters. Features. Ordering Information. Pinouts. Data Sheet August 2002 FN3104.
AD720, AD72 Data Sheet August 2002 FN304.4 0Bit, 2Bit, Multiplying D/A Converters The AD720 and AD72 are monolithic, high accuracy, low cost 0bit and 2bit resolution, multiplying digitaltoanalog converters
More information1 MSPS, Serial 14-Bit SAR ADC AD7485
a FEATURES Fast Throughput Rate: 1 MSPS Wide Input Bandwidth: 4 MHz Excellent DC Accuracy Performance Flexible Serial Interface Low Power: 8 mw (Full Power) and 3 mw (NAP Mode) STANDBY Mode: A Max Single
More informationCD V Low Power Subscriber DTMF Receiver. Description. Features. Ordering Information. Pinouts CD22204 (PDIP) TOP VIEW. Functional Diagram
Semiconductor January Features No Front End Band Splitting Filters Required Single Low Tolerance V Supply Three-State Outputs for Microprocessor Based Systems Detects all Standard DTMF Digits Uses Inexpensive.4MHz
More informationCD54/74HC221, CD74HCT221
Data sheet acquired from Harris Semiconductor SCHS166B November 1997 - Revised May 2000 CD54/74HC221, CD74HCT221 High Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description [ /Title
More informationADC Bit, 20 MSPS to 60 MSPS, 1.3 mw/msps A/D Converter
8-Bit, 20 MSPS to 60 MSPS, 1.3 mw/msps A/D Converter General Description The ADC08060 is a low-power, 8-bit, monolithic analog-todigital converter with an on-chip track-and-hold circuit. Optimized for
More information6500V/µs, Wideband, High-Output-Current, Single- Ended-to-Differential Line Drivers with Enable
99 Rev ; /99 EVALUATION KIT AVAILABLE 65V/µs, Wideband, High-Output-Current, Single- General Description The // single-ended-todifferential line drivers are designed for high-speed communications. Using
More informationCA3318. CMOS Video Speed, 8-Bit, Flash A/D Converter. Features. Description. Applications. Part Number Information
November 2002 OBSOLETE PROUCT FOR POSSIBLE SUBSTITUTE PROUCT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc C3318 CMOS Video Speed, 8-Bit, Flash / Converter Features CMOS
More informationSPT BIT, 30 MSPS, TTL, A/D CONVERTER
12-BIT, MSPS, TTL, A/D CONVERTER FEATURES Monolithic 12-Bit MSPS Converter 6 db SNR @ 3.58 MHz Input On-Chip Track/Hold Bipolar ±2.0 V Analog Input Low Power (1.1 W Typical) 5 pf Input Capacitance TTL
More informationPART. MAX1103EUA C to + 85 C 8 µmax +4V. MAX1104EUA C to + 85 C 8 µmax V DD +Denotes a lead(pb)-free/rohs-compliant package.
19-1873; Rev 1; 1/11 8-Bit CODECs General Description The MAX112/MAX113/MAX114 CODECs provide both an 8-bit analog-to-digital converter () and an 8-bit digital-to-analog converter () with a 4-wire logic
More informationLow Capacitance, +12 V / +5 V / +3 V, Triple SPDT (Triple 2:1) Analog Switch / Multiplexer
Low apacitance, +12 V / +5 V / +3 V, Triple SPDT (Triple 2:1) nalog Switch / Multiplexer DESRIPTION The is a high precision triple SPDT (triple 2:1) analog switch / multiplexer with enhanced performance
More informationMAX9503 PIN- PACKAGE MAX9503GEEE 16 QSOP E16-4 MAX9503GETE 16 TQFN T ACU MAX9503MEEE 16 QSOP E16-4 MAX9503METE 16 TQFN T ACV * PART*
19-676; Rev 1; 8/5 EVALUATION KIT AVAILABLE ± PART* PIN- PACKAGE PKG CODE TOP MARK GEEE 16 QSOP E16- GETE 16 TQFN T16- ACU MEEE 16 QSOP E16- METE 16 TQFN T16- ACV * TO 5mV -.1V TO +.1V BUFFER LOWPASS FILTER
More informationAD9300 SPECIFICATIONS ELECTRICAL CHARACTERISTICS ( V S = 12 V 5%; C L = 10 pf; R L = 2 k, unless otherwise noted) COMMERCIAL 0 C to +70 C Test AD9300K
a FEATURES 34 MHz Full Power Bandwidth 0.1 db Gain Flatness to 8 MHz 72 db Crosstalk Rejection @ 10 MHz 0.03 /0.01% Differential Phase/Gain Cascadable for Switch Matrices MIL-STD-883 Compliant Versions
More informationDATASHEET HA Features. Applications. Pinout. Part Number Information. 12MHz, High Input Impedance, Operational Amplifier
12MHz, High Input Impedance, Operational Amplifier OBSOLETE PRODUCT POSSIBLE SUBSTITUTE PRODUCT HA-2525 DATASHEET FN289 Rev 6. HA-255 is an operational amplifier whose design is optimized to deliver excellent
More informationHigh Common-Mode Rejection. Differential Line Receiver SSM2141 REV. B FUNCTIONAL BLOCK DIAGRAM FEATURES. High Common-Mode Rejection
a FEATURES High Common-Mode Rejection DC: 100 db typ 60 Hz: 100 db typ 20 khz: 70 db typ 40 khz: 62 db typ Low Distortion: 0.001% typ Fast Slew Rate: 9.5 V/ s typ Wide Bandwidth: 3 MHz typ Low Cost Complements
More informationTHE UNIVERSITY OF NEW SOUTH WALES. School of Electrical Engineering & Telecommunication FINAL EXAMINATION. Session 1, ELEC3106 Electronics
THE UNIVERSITY OF NEW SOUTH WALES School of Electrical Engineering & Telecommunication FINAL EXAMINATION Session 1, 2014 ELEC3106 Electronics TIME ALLOWED: 3 hours TOTAL MARKS: 100 TOTAL NUMBER OF QUESTIONS:
More information