Interconnection Challenge in Wire Bonding Ag alloy wire. Jensen Tsai / 蔡瀛洲, SPIL, Taiwan
|
|
- Stewart Dickerson
- 5 years ago
- Views:
Transcription
1 1 Interconnection Challenge in Wire Bonding Ag alloy wire Jensen Tsai / 蔡瀛洲, SPIL, Taiwan
2 2 Content Ag Alloy Wire Type Market Ag Alloy Wire Benefits Workability and Reliability Performance IMC behavior and Improvement Conclusion
3 3 Gold Price Trend 800 USD/OZ, Started from 2008/08, Up to now, it grows to ~1400 USD/OZ, growth for 1.75 times
4 4 Market Application for Wire Selection Memory 20% Computing 11% Consumer products 25% Au wire HVM Pd-Cu wire LVM Ag alloy wire HVM Communication 44% Logic: Au wire HVM Pd-Cu wire HVM Ag alloy wire HVM Ag wire product characteristics Quality and Workability: Equal or Better than Pd-Cu wire Reliability: Meet criteria (up to PCT168, bias-hast192 passed) Mass Production: >10kk / month production for normal bond > 8kk / month production for Die to Die Ag alloy wire is producible from above factors
5 5 Ag Alloy Wire Roadmap Technology Items Production Available Ag Wire Bond Pad Pitch (um) Bond Pad Open (um) Wire Diameter (um) / Ag composition 88%, 95% 88%, 95% 95% Low Loop Height (um) Bonding Method Pad to Pad (Die to die) Bond Pitch (um)
6 6 Benefits to choose Ag Alloy Wire 1. Higher throughput --> lower cost, especially die-to-die product. 2. WB parameter time --> much shorter than Cu (IMC, Al splash, pad crack control) 3. Not necessary to use high end bonder (K&S Iconn, Pro-Cu) 4. Bias-HAST life > 192hrs 5. Bond pad structure is no limitation (same as Au wire) 6. Shelf life of Ag wire is more than Cu wire in factory.
7 7 Process Control Comparison (Au/Ag/Cu) Category Control Items Au wire Ag wire Cu wire Design Rule Bond Pad Structure No limitation No limitation Not Recommend Structure (Pad Crack Risk) : 1. None-VIA (B) + Al Thickness < 1.2 um 2. Partial VIA + Al Thickness < 1.2 um Material Wire Storage Expiration Not open package Open package NA 1 year 1 year 6 months 20 days Cu Wire Kit No Yes Yes 1. Bare : 3 days 2. Pd-Cu : 14 days Type NA 95% N 2 + 5% H 2 95% N 2 + 5% H 2 Forming Gas Flow NA Different flow than Cu Different flow than Ag Wire Bond Wire Pull ( Min. ) Ball Shear ( Min. ) Appearance Inspection ( Concern after wire bonding ) 0.7 mil 1.8 gms 2.0 gms 3 gms 0.8 mil 2.0 gms 2.3 gms 4 gms 0.7 mil 4.8 gms 5 gms 8 gms 0.8 mil 5.3 gms 5.7 gms 10 gms NA Same Au Not allowed : 1. Loop neck oxygen or discolor 2. FAB oxidation or strawberry ball 3. Al splash to cause Al wall damaged High risk pad structure apply Ag wire to avoid pad crack and pad peeling issue. Ag wire has wider process control of wire shelf life and window
8 8 Pd-Cu wire (None Via, Al thickness < 1.2um) Crater test Crack
9 9 Ag wire (None Via, Al thickness < 1.2um) Crater test No Crack
10 10 Wire Properties Comparison Wire Type Ag 1N (95%) Pd Cu 2N Au Wire Diameter (mil) Melting Point ( ) Density (g/ cm3 ) Breaking Load(g) Room Temp. Elongation(%) Room Temp. Youngs Modulus (Gpa) HAZ Length (um) ~ ~ ~ ~ ~ ~ ~75 65~85 70~110 90~ ~130 Hardness(Hv) FAB 58~62 60~70 41~43 Grain Size(um) FAB 2~5 2.0~ ~4.0 Wire 0.1~3 4.0~ ~2 0 Resistivity ( 10-8 Ω.m) Fusing Current (ma) Hardness Cu > Ag > Au Lower hardness allow lower force applied on bond pad reduce the risk of pad crater General wire bonder can handle Ag wire
11 11 Ag Alloy Wire Workability (Normal Bond) - Wire Bond Process Comparison for Normal Bond Items Wire Type Au Pd-Cu Ag Alloy Forming gas kits No need Need Need Machine setting time Short Long Middle Through put 1 ~ 0.9 ~ 0.95 Pad Structure (Pad Crack Concern ) No Limitation Can not apply to None VIA, Partial VIA No Limitation Maturity Mass Production Mass Production Mass Production Ag alloy wire Shorter machine setting time and higher throughput than Pd-Cu wire No bond pad structure limitation, but Pd-Cu does
12 12 Ag Alloy Wire Workability (Pad-to-Pad) - Die to Die bonding has obvious benefits Items Wire Type Au Pd-Cu Ag Alloy Forming gas kits No need Need Need Machine setting time Short Long Middle Through put 1 ~ 0.85 ~ 0.9 Pad Structure (Pad Crack Concern ) No Limitation Can not apply to None VIA, Partial VIA No Limitation Maturity Mass Production Mass Production Mass Production Die 2 Die Die 1 Die 1 Die 2 Bond Pad Ag alloy wire Obviously higher throuhput than Pd-Cu wire
13 13 Ag Alloy Wire Workability Comparison - Wire Pull Data Wire Type Au wire Cu wire Ag wire - Ball Shear Data Wire Type Au wire Cu wire Ag wire - 1 st and 2 nd Bond Photos Criteria Sample Size Max Min Avg STD Cpk 2pcs/all wire > 2.7g 2pcs/all wire pcs/all wire Criteria Sample Size Max Min Avg STD Cpk 2pcs/all ball > 8.5g 2pcs/all ball pcs/all ball Au Cu Ag 1st 2nd Wire pull and ball shear data are close to Cu wire and better than Au wire Ag wire has less Aluminum splash effect than Cu wire
14 14 Ag Alloy Wire Workability Comparison - IMC & Crater Comparison Wire type Criteria Condition IMC Sample Size Result Criteria Sample Size Cratering Result Au wire > 80% 0 hr 0/2 90% 82% No Crack 0/3 No crack No crack Cu wire > 80% 0 hr 0/2 No 0/3 Crack 92% 90% No crack No crack Ag wire > 80% 0 hr 0/2 93% 92% No Crack 0/3 No crack No crack Ag alloy wire IMC and Bond pad crater could meet product criteria
15 15 Wire Material IMC Comparison Wire type 2N Au Pd Cu Ag alloy HTSL 150C/1000 hrs IMC thickness 6.3um 0.7um 3.56um IMC growth rate: Au wire > Ag alloy wire > Pd-Cu wire
16 16 Ag Alloy Wire Reliability Performance - Ag Wire Reliability Test Result Test item Read point Sample Size SAT F/T Cross-Section Moisture Sensitivity Test MSL3 (30 /60%RH/192hrs) Pressure Cooker Test (PCT) Thermal Shock Test (TST) Temperature Cycling Test (TCT) Bias High Acc. Stress Test (bias-hast) High Temperature Storage Life Test (HTSL) (Without precondition) 0 hour 0/180 0/180 Precondition 0/180 0/180 >168 hours NA 0/45 500cycles NA 0/ cycles NA 0/45 >192 hours NA 0/ hours NA 0/45 Reliability test conditions follow JESD STD and PASS.
17 17 Ag Alloy wire b-hast Testing - Lead Frame Package PKG Wire B-HAST(hrs) Bias Type Dia (mil) Voltage (V) BOM MQFN 5*5 / 40 95% Ag 0.8 F/T Passed F/T Passed VDD33 : 3.6V VDD12 : 1.32V Ag L/F MQFN 8*8 / 68 95% Ag 0.9 O/S Passed O/S Passed PS :1.2V,3.3V Ag L/F - Substrate Package PKG Wire B-HAST(hrs) Bias Type Dia (mil) Voltage (V) PBGA 27*27 / % Ag 0.7 O/S Passed O/S Passed PS1: 3.3V PS2: 1.8V PS3: 1.5V PS4: 0.9V BOM Au Finger TFBGA 18*18 / % Ag 0.7 F/T Passed F/T Passed VDD12 :1.2V VDD25 : 2.5V VDD33 : 3.3V Au Finger Ag wire can pass bias-hast 168hrs w/ Substrate and lead frame base
18 18 De-Cap Capability The Ag wire easy to cause over etch in FA decap procedure Molding compound type have limitation for selection In order to meet FA decap, need to select below molding compound types with difference packages 1. Single die + leadframe package with A compound 2. Single die + substrate package wtih B compound
19 19 Ag Alloy Wire Project Customer: **** Package : TSOP Pin count : 54L Chip size : 127x92 mil Pad open : 51X71 um Quality check item _PASS Item Measured Method Criteria Unit Wire-pull WP tester >2.3 g Ball-shear BS tester >5.7 G Ball-Thickness Microscope 500X 10 min um Cratering Microscope 200X Not allow Crack IMC Microscope 500X >70% BOM Lead frame : 145x110mil/Stamping/A42 Die Attach : Hxx 49*** Bonding Wire : 0.8mil Ag wire Compound : Sxx G*** Solder Plating : 100% Sn FT Result FT yield is compatible to Au wire product Reliability Test Items MSL : Level 3 ( 30ºC / 60%RH / 192hours) Bias-HAST 200, PASS (45/45 units) PCT 216, PASS (45/45 units) TST 500, PASS (45/45 units) TCT 1000, PASS (45/45 units) HTSL 1000, PASS (45/45 units)
20 20 Ag Alloy Wire Project (Die-to-Die) Customer: **** Package : MCM-TFBGA 13X13 Pin count : 454 Application: Mobile BB Chip size : 157X155 / 109X191 mil Pad size : 55X49 / 51X44 um Al pad thickness: 1.45um BOM Substrate: 240.7*76.3mm Die Attach : Hxx FILM FH*** Bonding Wire : 0.7mil Ag wire Compound : Sxx G*** Solder Ball : 0.3mm Quality check item _PASS Item Measured Method Criteria Unit Wire-pull WP tester >2 gw Ball-shear BS tester >5 gw Ball- Thickness Cratering Microscope 500X 10um min um Microscope 200X Not allow Crack IMC Microscope 500X >70% Reliability Test Items MSL : Level 3 ( 30ºC / 60%RH / 192hours) PASS (200/200 units) TCT 1000 HTSL 1000 HAST 168 FT yield is compatible to Au wire product
21 21 Ag Alloy Wire Production Volume - Package type majorly are TSOP, QFN, LQFP, TFBGA, MCMTFBGA, SVFBGA Ship out Q'ty (Mpcs) Q1'12 Q2'12 Q3'12 Q4'12 Q1'13 Q2'13 The average volume has reached 53M pcs/month
22 22 1N Ag Alloy Wire Suppliers Vendor A B C D E Ag Capacity (km) 2013 July -60K 2013 Aug -80K 60K 2013 Aug -20K 2013 Sept -50K 60K 45K Site KOREA TW TW KOREA CHINA KOREA CHINA Status Production Production Qualification Qualification Qualification A & B vendors are Qualified and under high volume production C, D and E vendors are Under Qualification
23 23 IMC Growth Behavior for Au/Ag Wire As bonded assembly HTSL HTSL1000 4N Au wire Kirkendall void Au5Al3 Au5Al3 Au4Al1 IMC AuAl2 AuAl2 Kirkendall void Au4Al1 HTSL1000 Kirkendall void Al IMC thickness :4~5um 2N Au wire Pd IMC Au5Al3 AuAl2 AuAl2 Au5Al3 Pd rich layer Au4Al1 Au4Al1 Pd rich layer Al IMC thickness :3~4um 1N Ag wire IMC Ag3Al Ag3Al (Ag,Pd)3Al Ag3Al (Ag,Pd)3Al (Ag,Pd)2Al Ag3Al No void Al IMC thickness :2~3um 4N Au wire has kirkendall void after HTSL 1000hrs 2N Au wire has Pd rich layer to reduce void and enhance corrosion resistance 1N Ag wire has slow IMC growth and no kirkendall void in IMC layer
24 24 Conclusion Ag Alloy already be proven good workability and reliability and has been in production for more than one year The benefits of Ag alloy wire Good bonding workability Shorter machine parameters setting time Higher throughput in manufacturing (Lower cost) No limitation for bond pad structure Not necessary to use K&S Iconn, Pro-Cu high end bonders Good storage time
25 25 Q & A
The Future of Packaging and Cu Wire Bonding Advances. Ivy Qin
The Future of Packaging and Cu Wire Bonding Advances Ivy Qin Introduction Semiconductors have been around for over 70 years Packaging is playing a more and more important role, providing low cost high
More informationComparative Analyses between Bare Cu Wire and Palladium Coated Cu Wire Performance in IC Packaging Assembly
Comparative Analyses between Bare Cu Wire and Palladium Coated Cu Wire Performance in IC Packaging Assembly Dr. Jerome Palaganas NANOTECH Solutions, Inc. jerome@satech8.com ABSTRACT Cu wirebonding has
More informationChallenges of Ultra-thin LGA Package for Fingerprint Sensors
Challenges of Ultra-thin LGA Package for Fingerprint Sensors Jensen Tsai Deputy Director, SPIL Outline Background Package Features & Challenges Challenges & Solutions Mold Clearance Low Wire Loop Height
More informationMEPTEC Luncheon Presentation. Introduction of Ag Alloy Bonding Wire William (Bud) Crockett Jr.
MEPTEC Luncheon Presentation Introduction of Ag Alloy Bonding Wire William (Bud) Crockett Jr. w-crockett@ml.tanaka.co.jp April 10, 2013 2012 Semiconductor Market Tracking Forbes 2012 Monthly rolling forecast
More informationENGINEERING PRACTICE STUDY FINAL REPORT STUDY PROJECT September 20, 2017
ENGINEERING PRACTICE STUDY TITLE: Copper (Cu) wire bond test methodology development for microcircuit, hybrid and semiconductor devices FINAL REPORT STUDY PROJECT 5962-2017-002 September 20, 2017 Study
More informationQUALIFICATION PLAN PCN #: IIRA-05BPMD768. Date: Dec 18, Qualification of 132L DQFN package at ANAC assembly site. A.
QUALIFICATION PLAN PCN #: IIRA-05BPMD768 Date: Dec 18, 2013 Qualification of 132L DQFN package at ANAC assembly site. Distribution Surasit P. Rangsun K A. Navarro Irina K Wichai K. Fernando C Chaweng W.
More informationDiodes Incorporated. Discrete and Analog Semiconductors
www.diodes.com Diodes Incorporated for Discrete and Analog Semiconductors QPAK/PPAP 2130 Qualification Report Manufacturer No.: PCN-2130 Qualification of Alternative Copper Bond Wire, BOM Change, A/T Site
More informationBrief Introduction of Sigurd IC package Assembly
Brief Introduction of Sigurd IC package Assembly Content Package Development Trend Product Brief Sawing type QFN Representative MEMS Product LGA Light Sensor Proximity Sensor High Yield Capability Low
More informationProduct Change Notification - GBNG-14WQIZ459
Product Change Notification - GBNG-14WQIZ459 Date: 07 Sep 2018 Product Category: 8-bit Microcontrollers; Capacitive Touch Sensors Affected CPNs: Notification subject: CCB 3370.001 Initial Notice: Qualification
More informationStack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc.
Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc. IEEE/CPMT Seminar Overview 4 Stacked die Chip Scale Packages (CSPs) enable more device functionality
More informationIntroduction of IMS Technology for Advanced Solder Bumping on Wafers / Laminates
Introduction of IMS Technology for Advanced Solder Bumping on Wafers / Laminates Science & Technology IBM Research Tokyo Yasumitsu Orii, PhD Senju Metal Industry Co.,TW Deputy General Manager Lewis Huang
More informationProcess Change Notice #
User Registration Register today to create your account on Silabs.com. Your personalized profile allows you to receive technical document updates, new product announcements, how-to and design documents,
More informationPRODUCT/PROCESS CHANGE NOTICE (PCN)
PCN #: A1007-07 DATE: August 25, 2010 MEANS OF DISTINGUISHING CHANGED DEVICES: Product Affected: 82V2048 and 82V2058 Product Mark (built in 20 mm x 20 mm TQFP-144) Back Mark Date Code Date Effective: Contact:
More informationAdvances in stacked-die packaging
pg.10-15-carson-art 16/6/03 4:12 pm Page 1 The stacking of die within IC packages, primarily Chip Scale Packages (CSP) Ball Grid Arrays (BGAs) has evolved rapidly over the last few years. The now standard
More informationINCREASING PACKAGE ROBUSTNESS WITH PALLADIUM COATED COPPER WIRE
INCREASING PACKAGE ROBUSTNESS WITH PALLADIUM COATED COPPER WIRE Rodan A. Melanio Regine B. Cervantes Sonny E. Dipasupil New Package Development ON Semiconductor Philippines Incorporated Golden Mile Business
More informationSESUB - Its Leadership In Embedded Die Packaging Technology
SESUB - Its Leadership In Embedded Die Packaging Technology Sip Conference China 2018 TDK Corporation ECBC, PAF, SESUB BU Kofu, Japan October 17, 2018 Contents SESUB Introduction SESUB Process SESUB Quality
More informationCypress Semiconductor Package Qualification Report
ackage Qualification Report QT# 054206 VERSION 1.0 December 2005 72-LD QFN (Quad Flat No-Lead) (unch Version, 10x10mm) NidAu, MSL3, 260 C Reflow Amkor-Korea (L) CYRESS TECHNICAL CONTACT FOR QUALIFICATION
More informationIntroduction to Wire-Bonding
Introduction to Wire-Bonding Wire bonding is a kind of friction welding Material are connected via friction welding Advantage: Different materials can be connected to each other widely used, e.g. in automobile
More informationEFFECTS OF USG CURRENT AND BONDING LOAD ON BONDING FORMATION IN QFN STACKED DIE PACKAGE. A. Jalar, S.A. Radzi and M.A.A. Hamid
Solid State Science and Technology, Vol. 16, No 2 (2008) 65-71 EFFECTS OF USG CURRENT AND BONDING LOAD ON BONDING FORMATION IN QFN STACKED DIE PACKAGE A. Jalar, S.A. Radzi and M.A.A. Hamid School of Applied
More informationMICROELECTRONICS ASSSEMBLY TECHNOLOGIES. The QFN Platform as a Chip Packaging Foundation
West Coast Luncheon January 15, 2014. PROMEX PROMEX INDUSTRIES INC. MICROELECTRONICS ASSSEMBLY TECHNOLOGIES The QFN Platform as a Chip Packaging Foundation 3075 Oakmead Village Drive Santa Clara CA Ɩ 95051
More informationInnovative Embedded Technologies to Enable Thinner IoT/Wearable/Mobile Devices
Innovative Embedded Technologies to Enable Thinner IoT/Wearable/Mobile Devices Jensen Tsai Deputy Director, SPIL Building a Smarter World Wearable Internet of Things Building a Smarter World Mobile Devices
More informationProduct Change Notification - KSRA-08NNFY461
Product Change Notification - KSRA-08NNFY461-18 Aug 2017 - CCB 2800 Initial Not... http://www.microchip.com/mymicrochip/notificationdetails.aspx?pcn=ksra-08nnfy4... Page 1 of 2 8/25/2017 Product Change
More informationProduct Qualification Report
Product Qualification Report Skyworks Part Number: SKY12145-315 Product Type: HIP3 Variable Attenuator for UMTS Base Stations Report No: Approved by: Product/Package Reliability: Tom Wood Prepared by Skyworks
More informationIf you have any questions concerning this change, please contact: NAME: Hank Chou PHONE:
April 17, 2015 PPCN #150003 PROCESS/ PRODUCT CHANGE NOTIFICATION This is to inform you that Micrel has qualified Silver wire bonding process for certain SOIC-8L products at STARS, Thailand. Micrel will
More informationWB/WT/WXSC 250µm/WLSC100µm - Assembly by Wirebonding
General description This document describes the attachment techniques recommended by Murata* for their vertical capacitors on the customer substrates. This document is non-exhaustive. Customers with specific
More informationFine Pitch Bumping Formation Application - PPS & Micro ball -
Fine Pitch Bumping Formation Application - PPS & Micro ball - Sep.08.2011 Senju Metal Industry R&D center Kaichi Tsuruta Copyright 2011 SENJU METAL INDUSTRY CO.,LTD. Role of Senju Micro Soldering Material
More informationWirebond challenges in QFN. Engineering Team - Wire bond section SPEL Semiconductor Limited
Introduction: Wirebond challenges in QFN by Engineering Team - Wire bond section SPEL Semiconductor Limited The market for the portable & handheld consumer electronic goods is growing rapidly and technological
More informationTDDB Time Depending Dielectric Breakdown. NBTI Negative Bias Temperature Instability. Human Body Model / Machine Model
For integrated circuits or discrete semiconductors select Amkor-Kr to ASECL Assembly Transfer with Cu wire bonds ID Type of change No Yes AC TC SD Headings ANY A2 A3 A4 A5 A6 B1 B2 B3 C1 C2 C3 C4 C5 C6
More informationAN5046 Application note
Application note Printed circuit board assembly recommendations for STMicroelectronics PowerFLAT packages Introduction The PowerFLAT package (5x6) was created to allow a larger die to fit in a standard
More informationSNT Package User's Guide
(Small outline Non-leaded Thin package) [Target Packages] SNT-4A SNT-6A SNT-6A (H) SNT-8A SNT Package User s Guide Introduction This manual describes the features, dimensions, mountability, reliability,
More informationKahlua II MPC8245 Rev. D 29Å Gate Oxide MOS-13 HiP4DP Qualification Report
Kahlua II MPC8245 Rev. D 29Å Gate Oxide MOS-13 HiP4DP Qualification Report MPC8245 29Å Information: Technology:MOS13 HiP4DP Package: 352TBGA Page 1 of 5 Package MPC8245: 352 TBGA (ZU), 35 x 35 mm Device
More informationMurata Silicon Capacitors WBSC / WTSC / WXSC 250 µm / WLSC 100 µm Assembly by Wirebonding. Table of Contents
Table of Contents Table of Contents...1 Introduction...2 Handling Precautions and Storage...2 Pad Finishing...2 Process Flow with Glue...2 Process Flow with Solder Paste...3 Recommendations concerning
More informationChallenges of Ultimate Ultra-Fine Pitch Process with Gold Wire & Copper Wire in QFN Packages
Challenges of Ultimate Ultra-Fine Pitch Process with Gold Wire & Copper Wire in QFN Packages C.E.Tan, J.Y.Liong, Jeramie Dimatira, Jason Tan* & Lee Wee Kok** ON Semiconductor Lot 122, Senawang Industrial
More informationHANA Semiconductor (Ayutthaya) Co. Ltd. Die Design Rule For Assembly Of Plastic Devices
HANA Semiconductor (Ayutthaya) Co. Ltd. Die Design Rule For Assembly Of Plastic Devices 1.0 PURPOSE : 1.1 To define the rules to be observed to facilitate review of process ability of devices prior to
More information12500 TI Boulevard, MS 8640, Dallas, Texas 75243
12500 TI Boulevard, MS 8640, Dallas, Texas 75243 Qualification of TI Taiwan for Alternate Assembly site with new BOM for the DP83848 family of devices Change Notification / Sample Request Date: 2/11/2015
More informationStudy on Solder Joint Reliability of Fine Pitch CSP
As originally published in the IPC APEX EXPO Conference Proceedings. Study on Solder Joint Reliability of Fine Pitch CSP Yong (Hill) Liang, Hank Mao, YongGang Yan, Jindong (King) Lee. AEG, Flextronics
More informationFlip Chip Bonding Using Sony Anisotropic Conductive Film (ACF) FP1526Y
Flip Chip Bonding Using Sony Anisotropic Conductive Film (ACF) FP1526Y Purpose: Author: Rekha S. Pai (07/29/03) To use ACF as an interconnection method for attaching dice to substrates. Direct electrical
More informationPKF series. General information. PKF series
PKF series PKF series General information SMD and through hole versions with ultra-low component height 8.0 mm (0.315 in.) Up to 87% efficiency at full load Safety requirements in accordance with EN60950
More informationM series. Product information. Koki no-clean LEAD FREE solder paste. Contents. Lead free SOLUTIONS you can TRUST.
www.ko-ki.co.jp Ver. 42017e.2 Prepared on Oct. 26, 2007 Koki no-clean LEAD FREE solder paste Anti-Pillow Defect Product information This Product Information contains product performance assessed strictly
More informationS3X58-M High Reliability Lead Free Solder Paste. Technical Information. Koki no-clean LEAD FREE solder paste.
www.ko-ki.co.jp #52007 Revised on Nov.27, 2014 Koki no-clean LEAD FREE solder paste High Reliability Lead Free Solder Paste S3X58-M500-4 Technical Information O₂ Reflowed 0.5mmP QFP 0603R This product
More informationGSP. TOYOTA s recommended solder paste for automotive electronics. Product information. LEAD FREE solder paste.
www.ko-ki.co.jp #47012E 2011.09.27 LEAD FREE solder paste TOYOTA s recommended solder paste for automotive electronics Product information Crack-Free Residue This Product Information contains product performance
More informationStitch Bond Enhancement for X-Wire Insulated Bonding Wire
Stitch Bond Enhancement for X-Wire Insulated Bonding Wire A Technical Collaboration Published by: Small Precision Tools www.smallprecisiontools.com and Microbonds Inc. www.microbonds.com 2007 Microbonds
More informationPRODUCT/PROCESS CHANGE NOTICE (PCN)
Pericom Semiconductor Corp. 3545 North First St. San Jose, CA 95134 USA PRODUCT/PROCESS CHANGE NOTICE (PCN) PCN Number: 11-17 Date Issued: August 19, 2011 Product Mark Product(s) Affected: See Attachment
More informationCHAPTER 11: Testing, Assembly, and Packaging
Chapter 11 1 CHAPTER 11: Testing, Assembly, and Packaging The previous chapters focus on the fabrication of devices in silicon or the frontend technology. Hundreds of chips can be built on a single wafer,
More informationChapter 11 Testing, Assembly, and Packaging
Chapter 11 Testing, Assembly, and Packaging Professor Paul K. Chu Testing The finished wafer is put on a holder and aligned for testing under a microscope Each chip on the wafer is inspected by a multiple-point
More information17SCT002 DIRECT-COUPLED HIGH-VOLTAGE (1kV) CURRENT LIMITER 17SCT002 - PRELIMINARY SPECIFICATION - REVISION JUNE 3, 2017
Maximum Voltage... 1,100 V Zero External Components HV Current Sink Enabled by Direct-Coupled LV Control HV Sink Current Limited, independent of HV Low HV Idle Current DIE (TOP VIEW) Description The 17SCT002
More information& Anti-pillow. Product information. Koki no-clean LEAD FREE solder paste. Contents. Lead free SOLUTIONS you can TRUST.
www.ko-ki.co.jp #46019E Revised on JUN 15, 2009 Koki no-clean LEAD FREE solder paste Super Low-Void & Anti-pillow Product information Pillow defect This Product Information contains product performance
More informationPRODUCT PROFILE ELECTROLOY NO CLEAN LEAD FREE PASTE
PRODUCT PROFILE ELECTROLOY NO CLEAN LEAD FREE PASTE Product Name Product Code #515 LEAD FREE PASTE Sn99.0/Ag0.3/Cu0.7 EMCO#515-315P DOC CATEGORY: 3 PF EMCO#515-315P 14062010 REV.B Page 1 of 5 PRODUCT DESCRIPTION
More informationSiP packaging technology of intelligent sensor module. Tony li
SiP packaging technology of intelligent sensor module Tony li 2016.9 Contents What we can do with sensors Sensor market trend Challenges of sensor packaging SiP technology to overcome challenges Overview
More informationLeBen Semiconductor Inc. PRODUCTS. 216, Doha-ri Munbaek-myeon, Jincheon-gun, Chungcheongbuk-do, , KOREA http ://
LeBen Semiconductor Inc. PRODUCTS 216, Doha-ri Munbaek-myeon, Jincheon-gun, Chungcheongbuk-do, 365-861, KOREA http :// www.lebensemi.com Company Intoduction Company name : LeBen Semiconductor Inc. President
More informationFeatures. Description: SG-MLF Socket for 8x8mm. Recommended torque = 1.25 lbf-in. (14.1 N-cm) SG-MLF-7007 Drawing
GHz MLF Socket - Direct mount, solderless Features Directly mounts to target PCB (needs tooling holes) with hardware High speed reliable elastomer connection Minimum real estate required Compression plate
More informationTransistor Installation Instructions
INTRODUCTION When inserting high power RF transistor packages into amplifier circuits there are two important objectives. Firstly, removing heat and, secondly, providing a longterm reliable solder joint
More informationChallenges and More Challenges SW Test Workshop June 9, 2004
Innovating Test Technologies Challenges and More Challenges SW Test Workshop June 9, 2004 Cascade Microtech Pyramid Probe Division Ken Smith Dean Gahagan Challenges and More Challenges Probe card requirements
More informationCompression Molding. Solutions for 3D TSV and other advanced packages as well as cost savings for standard package applications
Compression Molding Solutions for 3D TSV and other advanced packages as well as cost savings for standard package applications 1. Company Introduction 2. Package Development Trend 3. Compression FFT Molding
More informationAnalog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED
Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com Report Title: Report Type: Date: Qualification Test Report See Attached
More informationDesign and Development of True-CSP
Design and Development of True-CSP *Kolan Ravi Kanth, Francis K.S. Poh, B.K. Lim, Desmond Y.R. Chong, Anthony Sun, H.B. Tan United Test & Assembly Center Ltd (UTAC) 5 Serangoon North Ave 5, Singapore 554916
More informationElectroless Bumping for 300mm Wafers
Electroless Bumping for 300mm Wafers T. Oppert Internepcon 2006 Tokyo Big Sight, Japan Outline Short Company Profile Electroless Ni/Au Under Bump Metallization UBM for Copper Devices Solder Bumping: Stencil
More informationInstallation Precautions
Installation Precautions 1. Lead orming (1) Avoid bending the leads at the base and ensure that the leads are fixed in place. (2) Bend the leads at a point at least 2mm away from the base. (3) orm the
More informationTwo major features of this text
Two major features of this text Since explanatory materials are systematically made based on subject examination questions, preparation
More informationA. Special feature. B. Basic characteristic J3-ESM
A. Special feature 1. Solderability test for nickel 2. Solderability test for stainless 3. Reliability of J3-ESM-3 3-1: Insulation resistance test 3-2: Humidity test under DC voltage (Migration test) 4.
More informationSAMPLE REPACKAGING FOR BACKSIDE ANALYSIS
SAMPLE REPACKAGING FOR BACKSIDE ANALYSIS CHAUDAT Willy, CNES /UPS CHAZAL Vanessa, Thales-CNES LAUVERJAT Dorine, Hirex Engineering FORGERIT Bertrand, Hirex Engineering 1 OUTLINE Context Process description
More informationAbstract. Key words: Interconnections, wire bonding, Ball Grid Arrays, metallization
Integrated Solutions to Bonding BGA Packages: Capillary, Wire, and Machine Considerations by Leroy Christie, Director Front Line Process Engineering AMKOR Electronics 1900 South Price Road, Chandler, Az
More informationMonolithic Amplifier CMA-83LN+ Low Noise, Wideband, High IP3. 50Ω 0.5 to 8.0 GHz
Low Noise, Wideband, High IP3 Monolithic Amplifier 50Ω 0.5 to 8.0 GHz The Big Deal Ceramic, hermetically sealed, nitrogen filled Low profile case, 0.045 Flat gain over wideband Low noise figure, 1.3 db
More informationBGA (Ball Grid Array)
BGA (Ball Grid Array) National Semiconductor Application Note 1126 November 2002 Table of Contents Introduction... 2 Package Overview... 3 PBGA (PLASTIC BGA) CONSTRUCTION... 3 TE-PBGA (THERMALLY ENHANCED
More informationSOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS
SOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS ABSTRACT: Dr. Mary Liu and Dr. Wusheng Yin YINCAE Advanced Materials, LLC Albany, NY 3D packaging has recently become very attractive
More informationAssembly Instructions for SCA6x0 and SCA10x0 series
Technical Note 71 Assembly Instructions for SCA6x0 and SCA10x0 series TABLE OF CONTENTS Table of Contents...1 1 Objective...2 2 VTI'S DIL-8 and DIL-12 packages...2 3 Package Outline and Dimensions...2
More information14SCT001 OPTO-COUPLER or SSR LED DRIVER
Metal Shield to prevent LED interaction. Nominal Current 14mA Resistor programmable current -55C to +125C operation Small die size at 1050um X 815um Breakdown voltage > 50V OFF leakage < +/-100uA DIE (TOP
More informationHOTBAR REFLOW SOLDERING
HOTBAR REFLOW SOLDERING Content 1. Hotbar Reflow Soldering Introduction 2. Application Types 3. Process Descriptions > Flex to PCB > Wire to PCB 4. Design Guidelines 5. Equipment 6. Troubleshooting Guide
More informationMAAP Power Amplifier, 15 W GHz Rev. V1. Features. Functional Schematic. Description. Pin Configuration 2. Ordering Information
Features 15 W Power Amplifier 42 dbm Saturated Pulsed Output Power 17 db Large Signal Gain P SAT >40% Power Added Efficiency Dual Sided Bias Architecture On Chip Bias Circuit 100% On-Wafer DC, RF and Output
More informationApplication Note. Soldering Guidelines for Module PCB Mounting Rev 13
Application Note Soldering Guidelines for Module PCB Mounting Rev 13 OBJECTIVE The objective of this application note is to provide ANADIGICS customers general guidelines for PCB second level interconnect
More informationV349 (CLF5043) Halide Free No Clean Core Wire Fine Wire Applications
Pb V349 (CLF5043) Halide Free No Clean Core Wire Fine Wire Applications INTRODUCTION Viromet* 349, with a composition of Sn/Ag/Cu/In + X, is one of the high-performance lead free solder available in the
More informationTGV2204-FC. 19 GHz VCO with Prescaler. Key Features. Measured Performance. Primary Applications Automotive Radar. Product Description
19 GHz VCO with Prescaler Key Features Frequency Range: 18.5 19.5 GHz Output Power: 7 dbm @ 19 GHz Phase Noise: -105 dbc/hz at 1 MHz offset, fc=19 GHz Prescaler Output Freq Range : 2.31 2.44 GHz Prescaler
More informationKnowles Acoustics 1151 Maplewood Drive Itasca, IL 60143
Amplified Mini SiSonic Microphone Specification With Enhanced RF Protection Halogen Free Knowles Acoustics 1151 Maplewood Drive Itasca, IL 60143 1of 10 1. DESCRIPTION AND APPLICATION 1.1 Description Amplified
More information3D ICs: Recent Advances in the Industry
3D ICs: Recent Advances in the Industry Suresh Ramalingam Senior Director, Advanced Packaging Outline 3D IC Background 3D IC Technology Development Summary Acknowledgements Stacked Silicon Interconnect
More informationReliability Qualification Report
CGA-3318 - SnPb Plated CGA-3318Z - Matte Sn, RoHS Compliant The information provided herein is believed to be reliable at press time. Sirenza Microdevices assumes no responsibility for inaccuracies or
More informationEnabling concepts: Packaging Technologies
Enabling concepts: Packaging Technologies Ana Collado / Liam Murphy ESA / TEC-EDC 01/10/2018 ESA UNCLASSIFIED - For Official Use Enabling concepts: Packaging Technologies Drivers for the future: Higher
More informationIPD (Industrial & Power Discrete Group) IPC (Industrial & Power Conversion) Voltage Regulator & Vref. Quality and Reliability. Reliability Report
Reliability Report Qualification of a New Subcontractor for SO16 Package Package: SO16 - Amkor T.V: ULQ2003D1013TR General Information Product Line L203 Product Description Multidarlington Array P/N ULQ2003D1013TR
More informationAssembly Instructions for SCC1XX0 series
Technical Note 82 Assembly Instructions for SCC1XX0 series TABLE OF CONTENTS Table of Contents...1 1 Objective...2 2 VTI's 32-lead Dual In-line Package (DIL-32)...2 3 DIL-32 Package Outline and Dimensions...2
More informationPI5A100 Precision, Wide Bandwidth 4PDT Analog Switch
Single Supply Operation (+2V to +6V) Rail-to-Rail Analog Signal Dynamic Range Low On-Resistance (6Ω typ with V supply) Minimizes Distortion and Error Voltages On-Resistance Matching Between Channels,.Ω
More informationSWTW 2000, June Assessing Pad Damage and Bond Integrity for Fine Pitch Probing
SWTW 2000, June 11-14 Assessing Pad Damage and Bond Integrity for Fine Pitch Probing Dean Gahagan, Pyramid Probe Division, Cascade Microtech & Lee Levine, Kulicke & Soffa Industries Challenges of die shrinks
More informationData Sheet _ R&D. Rev Date: 8/17
Data Sheet _ R&D Rev Date: 8/17 Micro Bump In coming years the interconnect density for several applications such as micro display, imaging devices will approach the pitch 10um and below. Many research
More information16SCT000 TRANSFORMER-COUPLED MOSFET / IGBT GATE DRIVER 16SCT000 - PRELIMINARY SPECIFICATION - REVISION MAY 29, 2017
Maximum Voltage... 30 V Transformer Drive provides HV isolation No other external components required Fast IGBT Turn-On & Turn-Off Times DIE (TOP VIEW) Description The 16SCT000 is an IGBT/MOSFET gate driver
More informationFailure Analysis and Corrective Action in Wire Bonding of a Range Finder ASIC
Failure Analysis and Corrective Action in Wire Bonding of a Range Finder ASIC K. S. R. C. Murthy Society for Integrated circuit Technology and Applied Research Centre (SITAR), 1640, Doorvaninagar, Bangalore,
More informationApplication Note AN-1011
AN-1011 Board Mounting Application Note for 0.800mm Pitch Devices For part numbers IRF6100, IRF6100PBF, IR130CSP, IR130CSPPBF, IR140CSP, IR140CSPPBF, IR1H40CSP, IR1H40CSPPBF By Hazel Schofield and Philip
More informationThermal Cycling and Fatigue
Thermal Cycling and Fatigue Gil Sharon Introduction The majority of electronic failures are thermo-mechanically related by thermally induced stresses and strains. The excessive difference in coefficients
More informationFBTI Flexible Bumped Tape Interposer
FBTI Flexible Bumped Tape Interposer Development of FBTI (Flexible Bumped Tape Interposer) * * * * *2 Kazuhito Hikasa Toshiaki Amano Toshiya Hikami Kenichi Sugahara Naoyuki Toyoda CSPChip Size Package
More informationSNT Package User's Guide
(Small outline Non-leaded Thin package) [Target Packages] SNT-4A SNT-6A SNT-6A (H) SNT-8A ABLIC Inc. SNT Package User s Guide Introduction This manual describes the features, dimensions, mountability,
More informationPOSSUM TM Die Design as a Low Cost 3D Packaging Alternative
POSSUM TM Die Design as a Low Cost 3D Packaging Alternative The trend toward 3D system integration in a small form factor has accelerated even more with the introduction of smartphones and tablets. Integration
More informationNew Power MOSFET. 1. Introduction. 2. Application of Power MOSFETs. Naoto Fujisawa Toshihiro Arai Tadanori Yamada
New Power MOSFET Naoto Fujisawa Toshihiro Arai Tadanori Yamada 1. Introduction Due to the finer patterns and higher integration of LSIs, functions that were used a few years ago in minicomputers have now
More information3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology
3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology by Seung Wook Yoon, *K. T. Kang, W. K. Choi, * H. T. Lee, Andy C. B. Yong and Pandi C. Marimuthu STATS ChipPAC LTD, 5 Yishun Street
More informationMonolithic Amplifier CMA-103+ Ultra Linear Low Noise, Ceramic to 4 GHz
Ultra Linear Low Noise, Ceramic Monolithic Amplifier 50Ω 0.05 to 4 GHz The Big Deal Ceramic, hermetically sealed, nitrogen filled Low profile case, 0.045 Ultra High IP3 Broadband High Dynamic Range CASE
More informationInnovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538
Innovations Push Package-on-Package Into New Markets by Flynn Carson STATS ChipPAC Inc. 47400 Kato Rd Fremont, CA 94538 Copyright 2010. Reprinted from Semiconductor International, April 2010. By choosing
More information16SCT001 1kV DIRECT-COUPLED MOSFET / IGBT GATE DRIVER 16SCT001 - PRELIMINARY SPECIFICATION - REVISION MAY 1, 2017
Maximum Voltage... 1100 V Zero External Components Direct Drive From Low-Voltage Control Signals MOSFET / IGBT Gate-Emitter Overdrive Circuitry Fast IGBT Turn-On & Turn-Off Times Low HV Current Ultra-Low
More informationApplication Note AN SupIRBuck Power Quad Flat No-Lead (PQFN) Board Mounting Application Note
Application Note AN-1132 SupIRBuck Power Quad Flat No-Lead (PQFN) Board Mounting Application Note Table of Contents Page Device construction...2 Design considerations...3 Assembly considerations...4 Mechanical
More informationElectrical Specifications. Insertion to +85 TOP VIEW SIDE VIEW BOTTOM VIEW. Pin 2. Yantel Corporation
Description The is a low profile, high performance 20dB directional coupler. It is designed for DCS & PCS applications. This component is suitable for feed-forward amplifier and signal sampling circuits
More informationTable 1: Pb-free solder alloys of the SnAgCu family
Reflow Soldering 1. Introduction The following application note is intended to describe the best methods for soldering sensors manufactured by Merit Sensor using automated equipment. All profiles should
More informationNew Approaches to Develop a Scalable 3D IC Assembly Method
New Approaches to Develop a Scalable 3D IC Assembly Method Charles G. Woychik Ph.D. Sangil Lee, Ph.D., Scott McGrath, Eric Tosaya and Sitaram Arkalgud Ph.D. Invensas Corporation 3025 Orchard Parkway San
More informationTECHNICAL INFORMATION S3X 60NH
Lead free SOLUTIONS you can TRUST TECHNICAL INFORMATION Lead Free No-clean Flux Cored Solder Wire S3X 60NH 1. Features Excellent solderability offers good workability. Minimum flux spattering, easy separation
More informationTECHNICAL INFORMATION S03X7C-56M
Lead free SOLUTIONS you can TRUST TECHNICAL INFORMATION Lead Free No-clean Flux Cored Solder Wire S03X7C-56M The alloy composition of the lead-free resin flux cored solder is now dominated by SnAg3.0Cu0.5,
More informationAutomotive Devices: Quad No- Lead (QFN) Technology with Inspectable Solder Connections
Automotive Devices: Quad No- Lead (QFN) Technology with Inspectable Solder Connections FTF-SDS-F0026 Dwight Daniels Package Engineer A P R. 2 0 1 4 TM External Use Agenda Wettable Lead Ends / Definition
More information