SnAgCu Solder Joint Fragility Peter Borgesen
|
|
- Theresa Hampton
- 5 years ago
- Views:
Transcription
1 SnAgCu Solder Joint Fragility Peter Borgesen
2 3 M, Agere, Altera, AMD, Amkor, Andrew Corporation, Apple, ASAT, ASE, Astronautics, BAE, Benchmark Electronics, Biotronik, Boeing, CALCE, Celestica, Circuitnet, Cisco, Cookson Electronics, Dage, Dell, Delphi, EIT, Emerson & Cuming, EPIC, EPSI, Ericsson, Fairchild Semiconductor, Flextronics, Foxconn, Freescale, GE, Global Advanced Packaging Technology, Goodrich Engine Controls, Guidant, Harman/Becker, Henkel Loctite, Honeywell, HP, IBM, Indium, Intel, Invensys, Itron, Jabil, Kimball, Kodak, Kontron, Kyocera, LSI Logic, Lucent, MacDermid, Medtronic, Motorola, MSL, NASA, National Semiconductor, National Starch, Navy, NIST, Nokia, Northrop Grumman Space, Pemstar, Plexus, Qualcomm, Raytheon, Redback Networks, Reptron, Rockwell, SanMina-SCI, Seagate, Sensarray, Siliconware Precision Industries, Smiths Aerospace, Solectron, ST, Sun, Symbol, Texas Instruments, Thales, Tyco Electronics, UIC, Validity Sensors Inc., Visteon Interest 84 companies and government agencies have signed up for meeting or (mostly) web casts, many from several sites.
3 So What s Up? Transitioning to Pb-free soldering the industry faces a series of uncertainties and concerns. These are already known to include solder pad finish issues. Recent reports suggest that these may be more serious (general) than anticipated: There may not be a safe pad finish? We have been urged to do something about this.
4 The Concern: Solder Pad Strength We need/prefer bulk solder to be the weakest link when joint is loaded: not here fail here not here However, sometimes it isn t
5 The Concern: Solder Pad Strength How serious is it if failure occurs within the pad intermetallic structure? In thermal cycling and thermal excursions in service we almost invariable reach flow stress, so a weaker pad structure may fail in a single or few cycles: It has to be stronger load displacement
6 The Concern: Solder Pad Strength Under mechanical loading (shear test, vibration, drop,...) flow stress is higher, so pad more easily becomes the weakest link. This may not be an immediate problem in service (if load never gets large enough to cause failure). However, if the pad used to be stronger a change of failure mode may indicate ongoing weakening.
7 SnPb Soldering We are used to ENIG issues: black pad and degradation with temperature/time We have established well-understood, quantitatively predictable degradation mechanism for electrolytic Ni/Au Recent observations on soldering between Ni and Cu-pads have yet to receive much press. Immersion Ag-coated Cu-pads have caused some concerns (immature processes?) Cu-pads (OSP, imm. Sn or HASL coated) have otherwise been viewed as safe as long as solderability was retained (BUT...!)
8 SnAgCu Soldering Not surprising that ENIG issues are exacerbated: SnAgCu solders less readily and consumes Ni much faster Degradation on electrolytic Ni/Au is expected to be reduced because of higher reflow temperatures. However, new (?) intermetallic structures seem to offer occasional problems. Cu-pads are also not safe : Occasionally severe Kirkendall voiding and other embrittlement mechanism. So far, we have no reason to believe that changing coating on top of Ni or Cu (OSP, imm. Ag, imm. Sn, HASL,...) will resolve issues.
9 So What s Up? No realistic solder pad finish is certain to be immune to embrittlement mechanisms. Problems remind me of well-known black pad and time/temperature enhanced ENIG degradation: They may be more rare, but we don t know how to safely prevent, screen for, or predict them. We have been urged to address and resolve issues Point of this meeting is to share knowledge, assess level of concern in industry, and if necessary discuss how to proceed.
10 Who Are We? Surface Mount Technology Laboratory offers technical and process support process development reliability optimization, testing and analysis failure analysis process audits prototyping conducts funded research consortium funded proprietary
11 SMT Laboratory
12 Technical and Process Support Reliability Test Thermal cycling (cont. monitor) Thermal shock Liquid-to-liquid thermal shock HAST (biased or unbiased) Humidity / temperature Mechanical testing Topic Expert Failure Analysis Root cause failure analysis Detailed evaluation using a full range of analytical tools Non-destructive analysis Verification via process simulation Conflict mediation
13 Technical and Process Support Continued Prototyping Goals Use latest equipment to aid contract manufacturers with difficult prototyping challenges Help them duplicate the processes Assemble complex devices involving new components, materials, products, and processes First article build for proof of concept Design review of components and materials Optimization of process parameters Results Several hundred completed on our two state-of-the-art assembly lines in the last 12 months Introduction of new technologies for customers: lead free, flip chip, fine pitch CSP Shorten development cycle and time to market Robust process Process Audits Goals Provide direct, on-site process audits to review materials, processes, components, handling, storage, inspection, and rework procedures Pre-audit activities will involve design reviews and failure analysis Prioritized recommendations will increase yields, reduce rework, and improve reliability Results Many process audits have been performed In general, defects were reduced by 20-40%
14 Research Activities Applied Research Example: Flip Chip Pacemaker Material selection and process parameters Assistance with board design and process optimization Prototype build of functional pacemakers in the SMT Lab Reliability tests Start of production 05/99 Process Development Example: 0201 Placement Placement of 1.2 million 0201 components with many different process parameters Develop best pad and stencil design Optimize process and design parameter for achievable accuracy Example: Pin-in-Paste PCB thickness Clearance of components, vias, and test points Pin-to-PCB hole clearance Pin size, shape, and length below PCB Component standoff Solder joint volume requirement PCB hole fill percentage Stencil aperture size, shape, and position Screen printer parameter optimization Solder paste selection
15 Research Consortia Research conducted by UIC in Binghamton, NY Principals invited, but not required, to participate at home and in Binghamton different companies had residents in SMT Lab (for 3 days 4 years) no extra fee Results presented at meetings in March, June, & October in Binghamton via web casts scheduled for Europe, Asia, America in presentations, progress reports, manuals & software tools posted on secure web site distributed on CDs (2003 annual CD has 125 reports & presentations)
16 Research Consortia Manufacturing process related research UFP Consortium 1992 BGA / DCA Consortium 1995 CSP / DCA Consortium 1997 Area Array Consortium 1999 Area Array Consortium 2000 Area Array Consortium 2001 Area Array Consortium 2002 Area Array Consortium 2003
17 2004 Area Array Consortium Research 2 nd Level Assembly & Reliability PCB Technology for Lead Free Assembly Lead Free & Mixed Solder Assembly & Reliability Flip Chip Assembly & Reliability Thermal Interface Assembly & Reliability Strong Emphasis on Materials Science
18 Agenda Tom Gregorich, Qualcomm: Brittle Failure of SAC on Electrolytic Ni/Au Martin Anselm, UIC: Embrittlement of Ni/SnPb/Cu joints Eric Cotts, BU: ENIG & e-ni/au with SnPb. Intermetallics in SAC-joints. Pericles Kondos, UIC: Enhanced 'black pad' sensitivity with SAC soldering? Cheng Chiu, Texas Instruments: Kirkendall voiding in Cu-pads. Don Henderson, IBM: Kirkendall voiding and other embrittlement of Cu-pads. Peter Borgesen, UIC: Kirkendall voiding with SnPb solder. Wayne Jones, UIC: So what's in Cu-pads, and how do we see it? Tom Woodrow, Boeing: High vibration testing of solder joints. Bob Sykes, Dage: Solder Bump Testing. Peter Borgesen, UIC: Summary. What now? Options & Discussion
19 Questions, etc. 1) Please MUTE your phone until the end. 2) Clarifying questions may be typed in during presentation. 3) You will be instructed on how to use phone during discussion. 4) Questions and comments afterwards: Send me an or call ( )
20 Please help spread the word: Same (re-ordered?) agenda for live web casts next week. Sign-up if you missed part of today, really didn t get it,...? Two of them are timed for Europe/Asia but still open to all: Repeat web casts (US East Coast times) Monday, 9/20/04, 1pm. Lunch break around 3pm. Tuesday, 9/21/04, 10am. Break around 12:30. Wednesday, 9/22/04, 8am (afternoon in Europe) Wednesday, 9/22/04, 9pm (Thursday morning in Asia) Friday, 9/24/04 or Monday, 9/27/04?
21 NOTE!! 1) Please MUTE your phone!!! 2) Please log off if you are leaving the room for more than a few minutes: We are paying per link per minute. You can always log in again (as long as we are).
Advanced SMT Laboratory and Technology Excellence Center
Advanced SMT Laboratory and Technology Excellence Center Advanced SMT Laboratory and Technology Excellence Center Investing in science for serious returns In today s high-tech industries, knowledge makes
More informationImprove SMT Assembly Yields Using Root Cause Analysis in Stencil Design
Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. gsmith@fctassembly.com This paper and presentation was first presented at the 2017 IPC Apex Expo Technical
More informationStudy on Solder Joint Reliability of Fine Pitch CSP
As originally published in the IPC APEX EXPO Conference Proceedings. Study on Solder Joint Reliability of Fine Pitch CSP Yong (Hill) Liang, Hank Mao, YongGang Yan, Jindong (King) Lee. AEG, Flextronics
More informationA review of the challenges and development of. the electronics industry
SMTA LA/OC Expo, Long Beach, CA, USA A review of the challenges and development of SMT Wave and Rework assembly processes in SMT, the electronics industry Jasbir Bath, Consulting Engineer Christopher Associates
More informationImprove SMT Assembly Yields Using Root Cause Analysis in Stencil Design
Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. gsmith@fctassembly.com This paper and presentation was first presented at the 2017 IPC Apex Expo Technical
More informationinemi Statement of Work (SOW) Board Assembly TIG inemi Solder Paste Deposition Project
inemi Statement of Work (SOW) Board Assembly TIG inemi Solder Paste Deposition Project Version # 2.0 Date: 27 May 2008 Project Leader: Shoukai Zhang - Huawei Co-Project Leader: TC Coach: Basic Project
More informationITRI Project on Electroless Nickel / Immersion Gold Joint Cracking
ITRI Project on Electroless Nickel / Immersion Gold Joint Cracking F.D.Bruce Houghton Celestica, Inc. North York, Ontario, Canada Abstract A problem exists with electroless nickel / immersion gold (E.Ni/I.Au)
More informationWhat the Designer needs to know
White Paper on soldering QFN packages to electronic assemblies. Brian J. Leach VP of Sales and Marketing AccuSpec Electronics, LLC Defect free QFN Assembly What the Designer needs to know QFN Description:
More informationAPPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS
Keywords: OLGA, SMT, PCB design APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS Abstract: This application note discusses Maxim Integrated s OLGA and provides the PCB design and
More informationPractical Solutions for Successful Pb-Free Soldering. Brian Allder Qualitek-Europe
Practical Solutions for Successful Pb-Free Soldering Brian Allder Qualitek-Europe Challenges/Barriers to Lead Free Cost Material Availability Process Modifications Material Compatibility Standards Inspection
More informationWhat Can No Longer Be Ignored In Today s Electronic Designs. Presented By: Dale Lee
What Can No Longer Be Ignored In Today s Electronic Designs Presented By: Dale Lee E-mail: Dale.Lee@Plexus.Com 24 January 2008 Introduction Component packaging technology continues to decrease in size
More informationLeiterplattenoberflächen im Fokus
Leiterplattenoberflächen im Fokus Auswahl der besten technischen und kommerziellen Lösung für Ihre Anwendung Hubert Haidinger Director PE/CAM BU Industrial & Automotive 28. Februar 2013 www.ats.net Austria
More informationTransition to Lead Free Electronics Assembly Case Study Part II Product Reliability and Forced Rework
Transition to Lead Free Electronics Assembly Case Study Part II Product Reliability and Forced Rework Robert Farrell, Scott Mazur, and Paul Bodmer Benchmark Electronics, Hudson NH Richard Russo, Mercury
More informationImprove SMT Assembly Yields Using Root Cause Analysis in Stencil Design
Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. Greeley, CO Abstract Reduction of first pass defects in the SMT assembly process minimizes cost, assembly
More informationApplication Note 5026
Surface Laminar Circuit (SLC) Ball Grid Array (BGA) Eutectic Surface Mount Assembly Application Note 5026 Introduction This document outlines the design and assembly guidelines for surface laminar circuitry
More informationAN5046 Application note
Application note Printed circuit board assembly recommendations for STMicroelectronics PowerFLAT packages Introduction The PowerFLAT package (5x6) was created to allow a larger die to fit in a standard
More informationInternational Conference on Soldering and Reliability 2011 (ICSR 2011) Toronto, Ontario, Canada 4-6 May 2011 ISBN:
International Conference on Soldering and Reliability 2011 (ICSR 2011) Toronto, Ontario, Canada 4-6 May 2011 ISBN: 978-1-61839-193-3 Printed from e-media with permission by: Curran Associates, Inc. 57
More informationHOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY?
HOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY? ABSTRACT Printing of solder paste and stencil technology has been well studied and many papers have been presented on the topic. Very
More informationmcube LGA Package Application Note
AN-001 Rev.02 mcube LGA Package Application Note AN-001 Rev.02 mcube, Inc. 1 / 21 AN-001 Rev.02 Guidelines for Printed Circuit Board (PCB) Design and Assembly with mcube Land Grid Array (LGA) Package Sensors
More informationTOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC
TOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC Presented By: Dale Lee E-mail: Dale.Lee@Plexus.Com April 2013 High Layer Counts Wide Range Of Component Package
More information!"#$%&'()'*"+,+$&#' ' '
!"#$%&'()'*"+,+$&#' *"89"+&+6'B22&83%45'8/6&10/%2'A"1'/22&83%4'/+#'C"0+0+D'8&67"#2'0+'&%&
More informationBroadband Printing: The New SMT Challenge
Broadband Printing: The New SMT Challenge Rita Mohanty & Vatsal Shah, Speedline Technologies, Franklin, MA Gary Nicholls, Ron Tripp, Cookson Electronic Assembly Materials Engineered Products, Johnson City,
More informationmcube WLCSP Application Note
AN-002 Rev.02 mcube WLCSP Application Note AN-002 Rev.02 mcube, Inc. 1 / 20 AN-002 Rev.02 Guidelines for Printed Circuit Board (PCB) Design and Assembly with mcube Wafer Level Chip Scale Package (WLCSP)
More informationA Technique for Improving the Yields of Fine Feature Prints
A Technique for Improving the Yields of Fine Feature Prints Dr. Gerald Pham-Van-Diep and Frank Andres Cookson Electronics Equipment 16 Forge Park Franklin, MA 02038 Abstract A technique that enhances the
More informationDOES PCB PAD FINISH AFFECT VOIDING LEVELS IN LEAD-FREE ASSEMBLIES?
DOES PCB PAD FINISH AFFECT VOIDING LEVELS IN LEAD-FREE ASSEMBLIES? David Bernard Dage Precision Industries Fremont, CA d.bernard@dage-group.com Keith Bryant Dage Precision Industries Aylesbury, Buckinghamshire,
More informationHKPCA Journal No. 10. Wetting of Fresh and Aged Immersion Tin and Silver Surface Finishes by Sn/Ag/Cu Solder. Minna Arra Flextronics Tampere, Finland
Wetting of Fresh and Aged Immersion Tin and Silver Surface Finishes by Sn/Ag/Cu Solder Minna Arra Flextronics Tampere, Finland Dongkai Shangguan & DongJi Xie Flextronics San Jose, California, USA Abstract
More informationCopper Dissolution: Just Say No!
Korea s New Electronics Waste Law, p. 18 AUGUST 2007 circuitsassembly.com Copper Dissolution: Just Say No! Connector after conventional SAC 305 rework showing copper dissolution (left), and minimal copper
More informationBGA/CSP Re-balling Bob Doetzer Circuit Technology Inc.
BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc. www.circuittechnology.com The trend in the electronics interconnect industry towards Area Array Packages type packages (BGA s, CSP s, CGA s etc.)
More informationinemi Statement of Work (SOW) Packaging TIG Primary Factors in Component Warpage
inemi Statement of Work (SOW) Packaging TIG Primary Factors in Component Warpage Version 3.0 Date: September 21, 2010 Project Leader: Peng Su (Cisco Systems) Co-Project Leader: inemi Coach: Jim Arnold
More informationIEEE ECTC June 4, 2004, Las Vegas, Nevada
Reliability Testing and Data Analysis of an 657CCGA (Ceramic Column Grid Array) Package with Lead-Free Solder Paste on Lead-Free PCBs (Printed Circuit Boards) IEEE ECTC June 4, 004, Las Vegas, Nevada Study
More informationApplication Note AN-1011
AN-1011 Board Mounting Application Note for 0.800mm Pitch Devices For part numbers IRF6100, IRF6100PBF, IR130CSP, IR130CSPPBF, IR140CSP, IR140CSPPBF, IR1H40CSP, IR1H40CSPPBF By Hazel Schofield and Philip
More informationAND8081/D. Flip Chip CSP Packages APPLICATION NOTE
Flip Chip CSP Packages Prepared by: Denise Thienpont ON Semiconductor Staff Engineer APPLICATION NOTE Introduction to Chip Scale Packaging This application note provides guidelines for the use of Chip
More informationLaser Solder Attach for Optoelectronics Packages
1 Laser Solder Attach for Optoelectronics Packages Elke Zakel, Lars Titerle, Thomas Oppert, Ronald G. Blankenhorn* Pac Tech Packaging Technologies GmbH Am Schlangenhorst 15-17, Germany Phone:+ 49 (0) 33
More informationCritical Issues on the Way to RoHS Conformity
Critical Issues on the Way to Conformity 1 Metal Parts Analysis Supply Chain Data Inquiry Analysis (Unspecific Product Example) 1. Mainframe (Metal Parts) Housing/ Frame Screws / Bolts etc. Non--Compliant
More informationAssembly Instructions for SCC1XX0 series
Technical Note 82 Assembly Instructions for SCC1XX0 series TABLE OF CONTENTS Table of Contents...1 1 Objective...2 2 VTI's 32-lead Dual In-line Package (DIL-32)...2 3 DIL-32 Package Outline and Dimensions...2
More informationApplication Note. Soldering Guidelines for Module PCB Mounting Rev 13
Application Note Soldering Guidelines for Module PCB Mounting Rev 13 OBJECTIVE The objective of this application note is to provide ANADIGICS customers general guidelines for PCB second level interconnect
More informationAssembly Instructions for SCA6x0 and SCA10x0 series
Technical Note 71 Assembly Instructions for SCA6x0 and SCA10x0 series TABLE OF CONTENTS Table of Contents...1 1 Objective...2 2 VTI'S DIL-8 and DIL-12 packages...2 3 Package Outline and Dimensions...2
More informationChallenges of Evolving Technology in the Workplace. Tips. Bubba Powers. Board Density. Best Rework Soldering Practices. Power. Substrates.
Real Estate Finishes Power Component Technology Board Density Tips Challenges of Evolving Technology in the Workplace Substrates Component Size Bubba Powers Manager of Technical Services Weller North America
More informationPrinting and Assembly Challenges for QFN Devices
Printing and Assembly Challenges for QFN Devices Rachel Short Photo Stencil Colorado Springs Benefits and Challenges QFN (quad flatpack, no leads) and DFN (dual flatpack, no lead) are becoming more popular
More informationThermal Cycling and Fatigue
Thermal Cycling and Fatigue Gil Sharon Introduction The majority of electronic failures are thermo-mechanically related by thermally induced stresses and strains. The excessive difference in coefficients
More informationBOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES
BOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES Ahmer Syed 1, Sundar Sethuraman 2, WonJoon Kang 1, Gary Hamming 1, YeonHo Choi 1 1 Amkor Technology, Inc.
More informationAutomotive Devices: Quad No- Lead (QFN) Technology with Inspectable Solder Connections
Automotive Devices: Quad No- Lead (QFN) Technology with Inspectable Solder Connections FTF-SDS-F0026 Dwight Daniels Package Engineer A P R. 2 0 1 4 TM External Use Agenda Wettable Lead Ends / Definition
More informationOptoelectronics Packaging Research at UIC. Peter Borgesen, Ph.D. Project Manager
Optoelectronics Packaging Research at UIC Peter Borgesen, Ph.D. Project Manager Abstract The present document offers a brief overview of ongoing research into photonic packaging issues within the SMT Laboratory
More informationUltra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads
Ultra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads Li Ma, Fen Chen, and Dr. Ning-Cheng Lee Indium Corporation Clinton, NY mma@indium.com; fchen@indium.com; nclee@indium.com Abstract
More informationFlip-Chip PBGA Package ConstructionÑ Assembly and Board-Level Reliability
Order Number: AN1850/D Rev. 0, 5/2000 Application Note Flip-Chip PBGA Package ConstructionÑ Assembly and Motorola introduced the ßip-chip plastic ball grid array (FC PBGA) packages as an alternative to,
More informationThe SMART Group PPM Monitoring Launch Seminar. Bob Willis SMART Group Technical Director
The SMART Group PPM Monitoring Launch Seminar Bob Willis SMART Group Technical Director SMART Group Meeting Agenda History of The SMART Group s Involvement in PPM Monitoring Reason for DTI Process PPM
More informationSelective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses
Selective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses Mark Woolley, Wesley Brown, and Dr. Jae Choi Avaya Inc. 1300 W 120 th Avenue Westminster, CO 80234 Abstract:
More informationAN-5067 PCB Land Pattern Design and Surface Mount Guidelines for MLP Packages
Introduction AN-5067 Fairchild Semiconductor Application Note September 2005 Revised September 2005 PCB Land Pattern Design and Surface Mount Guidelines for MLP Packages The current miniaturization trend
More informationTechnology Development & Integration Challenges for Lead Free Implementation. Vijay Wakharkar. Assembly Technology Development Intel Corporation
Technology Development & Integration Challenges for Lead Free Implementation Vijay Wakharkar Assembly Technology Development Intel Corporation Legal Information THIS DOCUMENT AND RELATED MATERIALS AND
More informationBob Willis Process Guides
What is a Printed Circuit Board Pad? What is a printed circuit board pad, it may sound like a dumb question but do you stop to think what it really does and how its size is defined and why? A printed circuit
More informationBGA (Ball Grid Array)
BGA (Ball Grid Array) National Semiconductor Application Note 1126 November 2002 Table of Contents Introduction... 2 Package Overview... 3 PBGA (PLASTIC BGA) CONSTRUCTION... 3 TE-PBGA (THERMALLY ENHANCED
More informationB. Flip-Chip Technology
B. Flip-Chip Technology B1. Level 1. Introduction to Flip-Chip techniques B1.1 Why flip-chip? In the development of packaging of electronics the aim is to lower cost, increase the packaging density, improve
More informationSMT Troubleshooting. Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide
SMT Troubleshooting Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide Solder Balling Solder Beading Bridging Opens Voiding Tombstoning Unmelted
More informationAND8211/D. Board Level Application Notes for DFN and QFN Packages APPLICATION NOTE
Board Level Application Notes for DFN and QFN Packages Prepared by: Steve St. Germain ON Semiconductor APPLICATION NOTE INTRODUCTION Various ON Semiconductor components are packaged in an advanced Dual
More informationElectroless Bumping for 300mm Wafers
Electroless Bumping for 300mm Wafers T. Oppert Internepcon 2006 Tokyo Big Sight, Japan Outline Short Company Profile Electroless Ni/Au Under Bump Metallization UBM for Copper Devices Solder Bumping: Stencil
More informationTransistor Installation Instructions
INTRODUCTION When inserting high power RF transistor packages into amplifier circuits there are two important objectives. Firstly, removing heat and, secondly, providing a longterm reliable solder joint
More informationS3X58-M High Reliability Lead Free Solder Paste. Technical Information. Koki no-clean LEAD FREE solder paste.
www.ko-ki.co.jp #52007 Revised on Nov.27, 2014 Koki no-clean LEAD FREE solder paste High Reliability Lead Free Solder Paste S3X58-M500-4 Technical Information O₂ Reflowed 0.5mmP QFP 0603R This product
More informationHigh Efficient Heat Dissipation on Printed Circuit Boards. Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH
High Efficient Heat Dissipation on Printed Circuit Boards Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH m.wille@se-pcb.de Introduction 2 Heat Flux: Q x y Q z The substrate (insulation)
More informationHOW DOES SURFACE FINISH AFFECT SOLDER PASTE PERFORMANCE?
HOW DOES SURFACE FINISH AFFECT SOLDER PASTE PERFORMANCE? Tony Lentz FCT Assembly Greeley, CO, USA tlentz@fctassembly.com ABSTRACT The surface finishes commonly used on printed circuit boards (PCBs) have
More informationEngineering Manual LOCTITE GC 10 T3 Solder Paste
Engineering Manual LOCTITE GC T Solder Paste Suitable for use with: Standard SAC Alloys GC The Game Changer Contents. Performance Summary. Introduction: Properties, Features & Benefits. Operating Parameters
More informationSESUB - Its Leadership In Embedded Die Packaging Technology
SESUB - Its Leadership In Embedded Die Packaging Technology Sip Conference China 2018 TDK Corporation ECBC, PAF, SESUB BU Kofu, Japan October 17, 2018 Contents SESUB Introduction SESUB Process SESUB Quality
More informationAn Investigation into Lead-Free Low Silver Cored Solder Wire for Electronics Manufacturing Applications
An Investigation into Lead-Free Low Silver Cored Solder Wire for Electronics Manufacturing Applications Shantanu Joshi 1, Jasbir Bath 1, Kimiaki Mori 2, Kazuhiro Yukikata 2, Roberto Garcia 1, Takeshi Shirai
More informationWLP User's Guide. CMOS IC Application Note. Rev.1.0_03. ABLIC Inc., 2014
CMOS IC Application Note WLP User's Guide ABLIC Inc., 2014 This document is a reference manual that describes the handling of the mounting of super-small WLP (Wafer Level Package) for users in the semiconductor
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationSMT Assembly Considerations for LGA Package
SMT Assembly Considerations for LGA Package 1 Solder paste The screen printing quantity of solder paste is an key factor in producing high yield assemblies. Solder Paste Alloys: 63Sn/37Pb or 62Sn/36Pb/2Ag
More informationHandling and Processing Details for Ceramic LEDs Application Note
Handling and Processing Details for Ceramic LEDs Application Note Abstract This application note provides information about the recommended handling and processing of ceramic LEDs from OSRAM Opto Semiconductors.
More informationLead-free Hand Soldering Ending the Nightmares
Lead-free Hand Soldering Ending the Nightmares Most issues during the transition seem to be with Hand Soldering Written By: Peter Biocca As companies transition over to lead-free assembly a certain amount
More informationAssembly Guidelines Sterling Silver & MacStan Immersion Tin Coated PCB s
Assembly Guidelines Sterling Silver & MacStan Immersion Tin Coated PCB s By: MacDermind Final Finish Team MacDermid Inc. Flat solderable surface finishes are required for the increasingly dense PCB designs.
More informationCeraDiodes. Soldering directions. Date: July 2014
CeraDiodes Soldering directions Date: July 2014 EPCOS AG 2014. Reproduction, publication and dissemination of this publication, enclosures hereto and the information contained therein without EPCOS' prior
More informationPKF series. General information. PKF series
PKF series PKF series General information SMD and through hole versions with ultra-low component height 8.0 mm (0.315 in.) Up to 87% efficiency at full load Safety requirements in accordance with EN60950
More informationGetting the FLI Lead Out. Thomas J. De Bonis Assembly & Test Technology Development Technology and Manufacturing Group
Getting the FLI Lead Out Thomas J. De Bonis Assembly & Test Technology Development Technology and Manufacturing Group Lead has been used in flip chip FLI for decades. RoHS Exemption 15 was enacted in recognition
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationTHE ANALYSIS OF SOLDER PREFORMS IN SURFACE MOUNT ASSEMBLY
THE ANALYSIS OF SOLDER PREFORMS IN SURFACE MOUNT ASSEMBLY Václav Novotný, Radek Vala Doctoral Degree Programme (2), FEEC BUT E-mail: novotny.vaclav@azd.cz, radek.vala@sanmina.com Supervised by: Josef Šandera
More informationAdditional Information, DS3, May General Recommendations for Assembly of Infineon Packages
Additional Information, DS3, May 2008 General Recommendations for Assembly of Infineon Packages Edition 2008-05 Published by Infineon Technologies AG 81726 München, Germany 2008 Infineon Technologies AG
More informationHigh Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste
High Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste YINCAE Advanced Materials, LLC WHITE PAPER October 2017 2017 YINCAE Advanced Materials, LLC - All Rights Reserved.
More informationSFC3.3-4 Low Voltage ChipClamp ΤΜ Flip Chip TVS Diode Array
Description The SFC3.3-4 is a quad flip chip TS diode array. They are state-of-the-art devices that utilize solid-state EPD TS technology for superior clamping performance and DC electrical characteristics.
More informationPOSSUM TM Die Design as a Low Cost 3D Packaging Alternative
POSSUM TM Die Design as a Low Cost 3D Packaging Alternative The trend toward 3D system integration in a small form factor has accelerated even more with the introduction of smartphones and tablets. Integration
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationDESIGN AND PROCESS DEVELOPMENT FOR THE ASSEMBLY OF PASSIVE COMPONENTS
DESIGN AND PROCESS DEVELOPMENT FOR THE ASSEMBLY OF 01005 PASSIVE COMPONENTS J. Li 1, S. Poranki 1, R. Gallardo 2, M. Abtew 2, R. Kinyanjui 2, Ph.D., and K. Srihari 1, Ph.D. 1 Watson Institute for Systems
More informationChemnitzer Seminar System Integration Technologies. Solder Jetting, Rework & electroless UBM Deposition
Chemnitzer Seminar System Integration Technologies June 14 15, 2016 Solder Jetting, Rework & electroless UBM Deposition Made in Germany PacTech Group - Milestones 1995 PacTech founded in Berlin, Germany
More informationTCLAD: TOOLS FOR AN OPTIMAL DESIGN
TCLAD: TOOLS FOR AN OPTIMAL DESIGN THINGS TO CONSIDER WHEN DESIGNING CIRCUITS Many factors come into play in circuit design with respect to etching, surface finishing and mechanical fabrication processes;
More informationFILL THE VOID III. Tony Lentz FCT Assembly Greeley, CO, USA
FILL THE VOID III Tony Lentz FCT Assembly Greeley, CO, USA tlentz@fctassembly.com ABSTRACT This study is part three in a series of papers on voiding in solder joints and methods for mitigation of voids.
More informationSOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS
SOLDERABLE ANISOTROPIC CONDUCTIVE ADHESIVES FOR 3D PACKAGE APPLICATIONS ABSTRACT: Dr. Mary Liu and Dr. Wusheng Yin YINCAE Advanced Materials, LLC Albany, NY 3D packaging has recently become very attractive
More informationHigh Density Packaging User Group International
High Density Packaging User Group International Flip Chip Package Reliability Characterization Project: Temperature Cycling Tests Final Report Holly Rubin, Project Leader Lucent Technologies, Princeton,
More informationon Soldering and Reliability
Sponsored by SMTA Surface Mount Technology Association International Conference on Soldering and Reliability In conjunction with smta Toronto Academy and Tabletop Exhibition april 17-19, 2007 Park Plaza
More informationDesign and Assembly Process Implementation for BGAs
Design and Assembly Process Implementation for BGAs Developed by the Device Manufacturers Interface Committee of IPC Supersedes: IPC-7095A - October 2004 IPC-7095 - August 2000 Users of this publication
More informationTo See is to Survive!
INSPECTION SYSTEMS for the 21 s t Century To See is to Survive! In todayõs highly competitive manufacturing environment, the ability to see and react to hidden production deficiencies, in order to guarantee
More informationTABLE 1 ACTION ITEMS
J-STD-001F Compiled Comments February 2010 There are four tables in this comment list. Table 1 lists all open comments with action items. Table 2 lists all open comments and comments resolved at the last
More informationBEYOND RoHS: EFFORTS TO STRENGTHEN THE ELECTRONICS MANUFACTURING SUPPLY CHAIN
BEYOND RoHS: EFFORTS TO STRENGTHEN THE ELECTRONICS MANUFACTURING SUPPLY CHAIN 0 Robert C. Pfahl, Jr. International Electronics Manufacturing Initiative (inemi) Joe Johnson Cisco Systems, Inc Outline Introduction
More informationIs Now Part of To learn more about ON Semiconductor, please visit our website at
Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC
More informationMultinationals in Israel High-Tech R&D and Manufacturing
Multinationals in Israel High-Tech R&D and Manufacturing August 29, 2010 Prof. Yitzhak (Tsahi) Birk Head, CCIT Overview of the EE Department Vital Statistics Faculty members: 45 Technical & Administrative
More informationAdvances in stacked-die packaging
pg.10-15-carson-art 16/6/03 4:12 pm Page 1 The stacking of die within IC packages, primarily Chip Scale Packages (CSP) Ball Grid Arrays (BGAs) has evolved rapidly over the last few years. The now standard
More informationFlip Chips. FA10-200x200 FA10-400x400 FA10-600x x 200 mils 400 x 400 mils
Flip Chip FlipChip International Flip Chip describes the method of electrically connecting the die to the package carrier. The package carrier, either substrate or leadframe, then provides the connection
More informationSurface Mount Header Assembly Employs Capillary Action
New Product Technology Surface Mount Header Assembly Employs Capillary Action Zierick s unique header assembly features capillary action to improve solder joint strength. As a result, pin retention force
More informationReliability of Solder Joint Quality on J-Lead Oscillators Using HALT with Lead and Lead Free Compositions
INTERNATIONAL MICROELECTRONICS AND PACKAGING SOCIETY Reliability of Solder Joint Quality on J-Lead Oscillators Using HALT with Lead and Lead Free Compositions Steve Laya Elite Electronic Engineering Todd
More informationOrganic Packaging Substrate Workshop Overview
Organic Packaging Substrate Workshop Overview Organized by: International Electronics Manufacturing Initiative (inemi) Mario A. Bolanos November 17-18, 2009 1 Organic Packaging Substrate Workshop Work
More informationinemi Statement of Work (SOW) Medical TIG Qualification Methods for Portable Medical Products
inemi Statement of Work (SOW) Medical TIG Qualification Methods for Portable Medical Products Version 2.2 Date: December 16, 2011 Project Leader: Grady White, NIST Project Co-leader: Jack Zhu, Boston Scientific
More informationThe Role of Flip Chip Bonding in Advanced Packaging David Pedder
The Role of Flip Chip Bonding in Advanced Packaging David Pedder David Pedder Associates Stanford in the Vale Faringdon Oxfordshire The Role of Flip Chip Bonding in Advanced Packaging Outline Flip Chip
More information