What Can No Longer Be Ignored In Today s Electronic Designs. Presented By: Dale Lee

Size: px
Start display at page:

Download "What Can No Longer Be Ignored In Today s Electronic Designs. Presented By: Dale Lee"

Transcription

1 What Can No Longer Be Ignored In Today s Electronic Designs Presented By: Dale Lee Dale.Lee@Plexus.Com 24 January 2008

2 Introduction Component packaging technology continues to decrease in size (length, width, thickness), interconnection density per unit area is increasing (thinner PCB s, smaller lines & spaces), functional performance is increasing (thermal, mechanical, electrical) at the same time as assembly processes are changing to leadfree assembly. Because of this migration, many of the elements that use to be ignored, can no longer be ignored.

3 Elements of Design Process Cultural Differences Religious Race Political Geographical Differences Language Environmental (Local/Regional) Unit of Measure (Inch vs Metric) Time Line Management Multiple Idea Selection Quickest To Success Quickest To Failure Process Development Nominal Vs At Limits

4 Electronic Designs Elements That Were Previously Insignificant, May Be A Significant Source of Assembly Defects Part Tolerance Trace Connections Via Hole Type Via Hole Location Via Pad Size Uniformity Tooling Tolerance Process Tolerance Facility Environment

5 Component Issues - Warpage Higher Lead Free Solder Solidification and Process Temperatures, Increases The Amount Of Thermal Expansion Mismatch Of Components Which Can Increase Amount Of Component Warping During Assembly Process May Require Redesign Of Package (Material Selection) For Thermal Mass And Expansion Balance.

6 Component Issues Warpage & Thermal Shock May Require Change In Production Process Tooling To Bridge Warpage Gap. (Increased Solder Paste Volume Application, etc.) Reflow Profile To Bridge Warpage Gap. (Decreased Thermal Change Rate Reduce Surface To Cooler Location Temperature Delta - TCE Induced Warpage) Reflow Profile To Reduce Micro Cracks In Multilayer Ceramic Capacitor Chips & Arrays. (Decreased Thermal Change Rate Reduce Surface To Cooler Location Temperature Delta For Chip > 1210)

7 Component/PCB Warpage Impacts Split Planes/Unused Pad Removal: Localize Changes In Thickness/Coplanarity Of PCB Potential Opens From Tilted Components (Teeter-Totter Effect) Potential Opens From Dropped Solder Connection Potential Reduced Reliability From Stretched Solder Joints

8 Trace Routing Impacts Solder Joint % PAD SIZE INCREASE EFFECTIVE PAD SIZE ANALYSIS WIDTH OF TRACE 10 Mil Nom 15 Mil Nom 20 Mil Nom 10 Mil Max 15 Mil Max 20 Mil Max Increased Mounting Pad Size Affected By: Number Of Trace Connections To Each Pad Width Of Trace Connections To Each Pad Size of Pad Small Pads Have Less Margin Uniformity Of Trace Egress Direction Some Package Types Are More Sensitive Than Others Uniformity Of Trace Sizes

9 Trace Routing Impacts Solder Joint Gradient Of Different Trace Sizes Localized Concentrated Large Trace Connections Increase Defect Potential Concentrations Of Design Variability Can Create: Solder Bridge, Open Connection, Insufficient Solder, Tilted Components

10 Micro-Via in Pad Micro-Via Locations Should Be Consistent Area Array Components - Center of Pad Leadless (Chips, Chip Array, LCC, QFN, etc) and Leaded (QFP, SOIC, SOT, etc.) Components Near Toe Fillet X-ray Image

11 Micro-Via in Pad Voids in Solder Joints Unfilled Via in Pad Provide Flat Pad With Filled/Plated Closed Via Solder Joint Formation Thermal Connection Plane Connection Multiple Connections Stacked Via Solder Volume Via Location - Edge Unfilled Via Plated Closed Via Filled Via

12 High Design Density Spacing Limitations Are Not A Driven By The Manufacturing/Assembly Process SMT Pads Minimum Or No Visible Solder (Toe) Fillets Potential AOI/Inspection Issue Component Spacing Minimum Component to Component Spacing Limited/No Rework Limited AOI/Test Point Access

13 Component Pad - Thermal Imbalance Multiple Trace Connections Number Of Trace Connections Per Pad Uniformity Across All Pads On Single Component Solder Mask Defined Pad Increased Soldering Defects Delayed Reflow Across SMT Components Tombstone Components Ball in Socket Area Array Component

14 Solder Paste Printing Volume Leadless Device Usage Increase (DFN, QFN, LCC LGA) & Ultra-fine Pitch Components Impacts: Tighter Tolerance On Solder Paste Volume Thinner Stencil Increased Uniformity Of Paste Volume Across Component (Pad to Pad) Paste Volume/Pad Trace Egress Direction Impact Some Package Types Are More Sensitive Than Others Open/Unwetted LGA Solder Connection

15 Interconnection Failure Mode Shift Courtesy of Universal Instruments

16 PCB Performance Consideration Performance Requirements May Dictate Material Selection Mission Critical Applications; Military, Aerospace, Medical Decisions Should Be Conservative To Allow For A Safety Zone Non Fault Tolerant Systems Where Additional Reliability Requirements Are Specified Mainframes, Servers, Communications Equipment, Automotive Life Expectancy Of The Product Consumer Electronics Vs. System Electronics System Environment Additional Performance Criteria Such As CAF Resistance May Make Certain Materials More Appropriate Photos Courtesy of Universal Instruments

17 PCB Lead Free Laminate Traditional DICY Cured FR4 Laminates Cannot Survive Multiple Elevated Pb Free Reflow Profiles Or Sustain Impact To Reliability Tg Alone Is Not An Indicator Of Lead Free Capability T260 And T288 Values Alone Do Not Assure Lead Free Capability Of A Laminate System Base Resin Decomposition Temperature (Td) And CTE Values Are Good Indicators Of Lead Free Survivability Reliability Impacts Following Assembly Simulation Critical Reflow Conditions Will Vary Depending Upon Board Design Board Design Contributes To The Lead Free Equation Electrical Properties Need To Be Accounted For In Design Resin Content Changes Electrical Performance Halide Free Change Electrical Performance and Moisture Absorption Photos Courtesy of Cookson and Universal Instruments

18 Internal PCB Impacts 1 Oz 2 Oz Copper Plane Uniform Thickness Balanced Thickness To PCB Centerline Thicker Copper Plane Layers Increase Thermal Mass Thinner Is Better Increase Thermal Pad Isolation Issues Include: PCB Warping PTH Hole Fill

19 Internal PCB Impacts Number Of Layer Connections to Plated Through Hole Increased Number Of Layer Connections Increases Thermal Mass Of Plated Through Hole Increased Number Of Plane Layer Connections Greatly Increases Thermal Mass Of Plated Through Hole Increase Thermal Pad Isolation To Improve Solder Flow To Topside Issues Include: PTH Hole Fill

20 What To Do? Increase Solder Temperature? Lead Free Solder Issue Higher Solder Temperatures Or Increased Solder Dwell Times Create Problems With Pads On Solder Side * Dr. S. Zweiger, Solectron GMBH, Productronica Green Day, November 2005

21 Wave Solder & Rework Issues Limit Effects Of Copper Dissolution Use Lower Dissolution Rate Solder Alloy Modified SAC Alloy (Sb, Ni, Zn, Ge, In, Etc) Non-SAC Alloy (Sn/Cu/Ni, Etc) Pad Trace Connection Tear Drop Snow Man Connection Wide Trace Greater Than Trace Dissolution in 30 Seconds PCB Photo Courtesy of Cookson Alpha Metals Byle, et al, Copper Dissolution Rate in Pb-Free Soldering Fountain Systems, SMTA-I 2006

22 Lead Free Process Impacts On Solder Mask Higher Reflow Temperature - Additional Stress On Solder Mask Bond Line - Potential Delamination - Discoloration - Solder Wicking Under Mask (Improperly Cured) Properly Cured Improperly Cured Board Challenges (and Solutions) For Next Generation Designs, J. Fix, Taiyo America, Webinar, May, 2006

23 Solder Mask Selection Impact A Low Surface Energy Glossy Finish Can Generate Solder Defects Similar In Appearance Of No Flux Or Too Little Flux On The Board. Resulting in Whiskers, Strings, Peaks, Bridges, Icicles, Solder Balls, Solder Web, Solder Flags

24 Lead Free Solder Advantages Material Costs NO More Expensive Reflow Temperature NO Higher Temperatures For Reflow & Rework Increased Component & PCB TCE Mismatch (Warp, Crack) Through Hole Soldering NO Higher Hand and Rework Solder Temperature Greater Lead to Hole Clearance Increased Copper Dissolution Correct Placement Location and Orientation Analysis Assembly Process Physics Potential Tighter SMT Lead Pitch Packages Increase Secondary Side SMT Package Mass

25 Physical Property Comparison Alloy Sn62 SnAg3.8Cu0.7 Melting point 179C 217C Density (g/mm2) Surface ~35 C ~460 dyne/cm* ~510 dyne/cm** above melting point in air Wetting angle on Cu (deg) * Values for Sn63Pb37 ** Values for SAC305 Increase Surface Tension = Higher Mass Components on Secondary Side of Double Sided SMT Assemblies ( 10-12%) Physical Values From: Henkel Technologies SMTA Chapter Presentation, Orange County, Oct, 2005 Surface Tension From Indium Corporation

26 Coalescent Performance Comparison Lead-free has significantly higher coalescent force (Decrease Solder Spread) Indium Corp. Pb-Free Workshop 2003

27 Lead Free Solder Spread Stencil Alignment of Solder Paste To Pad Tolerance May Be Critical To Good Manufacturing Yields (Dependant Upon PCB Surface Finish) Tin-Lead Paste Example OSP Finish Lead Free Paste Alpha Metals, SMT Mag Webcast, Jan 2006

28 PCB Finish Vs Solder Spread OSP Immersion Silver Immersion Tin ENIG Amount Of Lead Free Solder Wicking Is Dependant Upon Finish

29 Tin-Lead Vs Lead Free Wicking Depending Upon The Pairing Of PCB Surface Finish And Component Lead Finish, The Amount Of Solder Wicking / Spread Can Induce or Reduce Solder Defect Formation. Lead Free Tin-Lead

30 Component Placement Tolerance Fallacy No problem We place 0.5-mm (20 mil) pitch QFPs every day Pad Width 0.3-mm Foot Length 0.76-mm Lead Width 0.2-mm QFP Misplaced 0.15-mm in x & y 0.3-mm ball 0.25-mm pad 0.5-mm CSP Misplaced 0.15-mm in x & y Top View Courtesy of Xetel Corporation

31 Component Placement Tolerance Fallacy Top View Profile View 0.3-mm ball Solder Paste Shift 0.25-mm pad Courtesy of Xetel Corporation

32 Match Tooling Design To Parts Normal Manufacturing Process Variability May Exceed Allowable Assembly Process Tolerance For High Yield, Reliable Assembly Matched Tooling (Stencils) To Materials (PCB) May Be Required PCB to Stencil Pad Positional Deviation Measurements No Adjustments PCB to Stencil Pad Positional Deviation Measurements With Scaling Adjustments

33 Lead To Hole Clearance Lead Angle In Hole Combined With Lead Clearance Can Impact Void Creation In Plated Through Hole. Lead Type Can Impact Void Creation Round Versus Flat Ribbon Lead / Hole Metallization Can Impact Void Creation Faster Wetting Rate = Greater Risk Of Void Creation * K. Seelig, et al, Lead-Free Solder Assembly For Mixed Technology Circuit Boards, SMTA-I 2006

34 Lead To Hole Clearance Lead Free Soldering Lead Clearance Minimum May Increase Increasing Board Thickness May Further Increase Lead To Hole Clearance (Aspect Ratio) Larger Holes Create Less Voids Smaller Hole To Lead Clearance Decreases Shrinkage Holes / Hot Tear Joints IPC-A-610D, Fig. 5.67

35 Through Hole Pad Design Square Pads Should Not Be Used On Solder Side Increased Pad Lifting* Increased Solder Defect Bridge/Flag/Web Decrease Component / Top Side Pad Size** Reduced Fillet Lifting * Dr. S. Zweiger, Solectron GMBH, Productronica Green Day, November 2005 ** K Puttlitz, K Stalter, Handbook of Lead-Free Solder Technology For Microelectronic Assembly, pp 628, Fig 48

36 Through-Hole Component Mounting Leads Should Extend Below Bottom of Board Lead Protrusion: Shorter is Better Decreased Solder Bridging Decreased Component Tilting Lead Free Solder: Lead Length Should Be Even Shorter Than Tin-Lead Solder.

37 SMT Component Placement Secondary Side No SMT Parts Under Solder Tail Parts No Passive Packages Smaller Than 0603 No Passives Packages Greater Than 1210 Lead Free Wave Soldering Maximum Component Size Is Smaller Than Tin/Lead No SMT QFP Packages No Large/Tall SMT SOIC Packages on Wave Side May Require Increased Pad Length Extension From Component Body May Require Increased Component to Component Spacing (Requires Very Long Pad Length or Spacing) Tighter Component Spacing Require Use Of Nitrogen

38 SMT Thieving Pads Purpose Is: To Wick Excess Solder Away From Pins Provide Solder Wave Surface Tension Breaking Points Direct Flow of Solder to Pins and Around Features Photos Courtesy of Cookson Alpha Metals

39 Cleaning Remember it is not the cleanliness of the entire board that causes the electrical failure but the amount of residue between two pads on a critical circuit the define the cleanliness of the assembly. Terry Munson, President/Senior Technical Consultant, Foresite Ask the Experts, Circuitnet.com, 7 Jan. 2008

40 Cleaning Chemistry Compatibility Cleaning Chemistries Must Work With Tight Component Spacing Component To Component Spacing Component Stand-off Height Compatible With Greater Diversity Of Materials PCB s Substrate Materials Solder Mask Silk Screen Ink Pad Finish Component Materials Package Seals Marking Inks Solder

41 Source Of Contamination What is Source of Whiskers in Removed BGA Component Package Solder Joints at PCB Interface Surface? 1. Solder Paste 2. Stencil Printer 3. Reflow 4. PCB Finish 5. Thermal Aging

42 Closing Thought We can t solve problems by using the same kind of thinking we used when we created them. Albert Einstein Don t Forget About Reflow Process Induced Warpage/Coplanarity Issues.

43 Thank You! Questions

TOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC

TOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC TOLERANCE FORGOTTEN: IMPACTS OF TODAY S COMPONENT PACKAGING AND COPPER ROUTING ON ELECTRONIC Presented By: Dale Lee E-mail: Dale.Lee@Plexus.Com April 2013 High Layer Counts Wide Range Of Component Package

More information

Application Note 5026

Application Note 5026 Surface Laminar Circuit (SLC) Ball Grid Array (BGA) Eutectic Surface Mount Assembly Application Note 5026 Introduction This document outlines the design and assembly guidelines for surface laminar circuitry

More information

A review of the challenges and development of. the electronics industry

A review of the challenges and development of. the electronics industry SMTA LA/OC Expo, Long Beach, CA, USA A review of the challenges and development of SMT Wave and Rework assembly processes in SMT, the electronics industry Jasbir Bath, Consulting Engineer Christopher Associates

More information

Bob Willis Process Guides

Bob Willis Process Guides What is a Printed Circuit Board Pad? What is a printed circuit board pad, it may sound like a dumb question but do you stop to think what it really does and how its size is defined and why? A printed circuit

More information

What the Designer needs to know

What the Designer needs to know White Paper on soldering QFN packages to electronic assemblies. Brian J. Leach VP of Sales and Marketing AccuSpec Electronics, LLC Defect free QFN Assembly What the Designer needs to know QFN Description:

More information

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. gsmith@fctassembly.com This paper and presentation was first presented at the 2017 IPC Apex Expo Technical

More information

!"#$%&'()'*"+,+$&#' ' '

!#$%&'()'*+,+$&#' ' ' !"#$%&'()'*"+,+$&#' *"89"+&+6'B22&83%45'8/6&10/%2'A"1'/22&83%4'/+#'C"0+0+D'8&67"#2'0+'&%&

More information

HOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY?

HOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY? HOW DOES PRINTED SOLDER PASTE VOLUME AFFECT SOLDER JOINT RELIABILITY? ABSTRACT Printing of solder paste and stencil technology has been well studied and many papers have been presented on the topic. Very

More information

Study on Solder Joint Reliability of Fine Pitch CSP

Study on Solder Joint Reliability of Fine Pitch CSP As originally published in the IPC APEX EXPO Conference Proceedings. Study on Solder Joint Reliability of Fine Pitch CSP Yong (Hill) Liang, Hank Mao, YongGang Yan, Jindong (King) Lee. AEG, Flextronics

More information

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. Greeley, CO Abstract Reduction of first pass defects in the SMT assembly process minimizes cost, assembly

More information

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design

Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Improve SMT Assembly Yields Using Root Cause Analysis in Stencil Design Greg Smith FCT Assembly, Inc. gsmith@fctassembly.com This paper and presentation was first presented at the 2017 IPC Apex Expo Technical

More information

AN5046 Application note

AN5046 Application note Application note Printed circuit board assembly recommendations for STMicroelectronics PowerFLAT packages Introduction The PowerFLAT package (5x6) was created to allow a larger die to fit in a standard

More information

Broadband Printing: The New SMT Challenge

Broadband Printing: The New SMT Challenge Broadband Printing: The New SMT Challenge Rita Mohanty & Vatsal Shah, Speedline Technologies, Franklin, MA Gary Nicholls, Ron Tripp, Cookson Electronic Assembly Materials Engineered Products, Johnson City,

More information

High Efficient Heat Dissipation on Printed Circuit Boards. Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH

High Efficient Heat Dissipation on Printed Circuit Boards. Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH High Efficient Heat Dissipation on Printed Circuit Boards Markus Wille, R&D Manager, Schoeller Electronics Systems GmbH m.wille@se-pcb.de Introduction 2 Heat Flux: Q x y Q z The substrate (insulation)

More information

Interesting Customer Questions

Interesting Customer Questions Interesting Customer Questions Topics of Customer Questions Gold plating vs Gold Flash Gull Wing Toe Fillet requirements Class 3 rework Tempered leads, what are they? 2 Gold Plating vs Gold Flash Question:

More information

Transition to Lead Free Electronics Assembly Case Study Part II Product Reliability and Forced Rework

Transition to Lead Free Electronics Assembly Case Study Part II Product Reliability and Forced Rework Transition to Lead Free Electronics Assembly Case Study Part II Product Reliability and Forced Rework Robert Farrell, Scott Mazur, and Paul Bodmer Benchmark Electronics, Hudson NH Richard Russo, Mercury

More information

BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc.

BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc. BGA/CSP Re-balling Bob Doetzer Circuit Technology Inc. www.circuittechnology.com The trend in the electronics interconnect industry towards Area Array Packages type packages (BGA s, CSP s, CGA s etc.)

More information

Application Note. Soldering Guidelines for Module PCB Mounting Rev 13

Application Note. Soldering Guidelines for Module PCB Mounting Rev 13 Application Note Soldering Guidelines for Module PCB Mounting Rev 13 OBJECTIVE The objective of this application note is to provide ANADIGICS customers general guidelines for PCB second level interconnect

More information

FILL THE VOID III. Tony Lentz FCT Assembly Greeley, CO, USA

FILL THE VOID III. Tony Lentz FCT Assembly Greeley, CO, USA FILL THE VOID III Tony Lentz FCT Assembly Greeley, CO, USA tlentz@fctassembly.com ABSTRACT This study is part three in a series of papers on voiding in solder joints and methods for mitigation of voids.

More information

mcube LGA Package Application Note

mcube LGA Package Application Note AN-001 Rev.02 mcube LGA Package Application Note AN-001 Rev.02 mcube, Inc. 1 / 21 AN-001 Rev.02 Guidelines for Printed Circuit Board (PCB) Design and Assembly with mcube Land Grid Array (LGA) Package Sensors

More information

Application Note AN-1011

Application Note AN-1011 AN-1011 Board Mounting Application Note for 0.800mm Pitch Devices For part numbers IRF6100, IRF6100PBF, IR130CSP, IR130CSPPBF, IR140CSP, IR140CSPPBF, IR1H40CSP, IR1H40CSPPBF By Hazel Schofield and Philip

More information

FLIP CHIP LED SOLDER ASSEMBLY

FLIP CHIP LED SOLDER ASSEMBLY As originally published in the SMTA Proceedings FLIP CHIP LED SOLDER ASSEMBLY Gyan Dutt, Srinath Himanshu, Nicholas Herrick, Amit Patel and Ranjit Pandher, Ph.D. Alpha Assembly Solutions South Plainfield,

More information

Critical Factors in Thru Hole Defects By Ernie Grice Vice President of Sales Kurtz Ersa North America

Critical Factors in Thru Hole Defects By Ernie Grice Vice President of Sales Kurtz Ersa North America Critical Factors in Thru Hole Defects By Ernie Grice Vice President of Sales Kurtz Ersa North America Production needs us Soldering Zone Production needs us Thru Hole Soldering Challenges Seite 3 Selective

More information

DOES PCB PAD FINISH AFFECT VOIDING LEVELS IN LEAD-FREE ASSEMBLIES?

DOES PCB PAD FINISH AFFECT VOIDING LEVELS IN LEAD-FREE ASSEMBLIES? DOES PCB PAD FINISH AFFECT VOIDING LEVELS IN LEAD-FREE ASSEMBLIES? David Bernard Dage Precision Industries Fremont, CA d.bernard@dage-group.com Keith Bryant Dage Precision Industries Aylesbury, Buckinghamshire,

More information

APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS

APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS Keywords: OLGA, SMT, PCB design APPLICATION NOTE 6381 ORGANIC LAND GRID ARRAY (OLGA) AND ITS APPLICATIONS Abstract: This application note discusses Maxim Integrated s OLGA and provides the PCB design and

More information

Ceramic Monoblock Surface Mount Considerations

Ceramic Monoblock Surface Mount Considerations Introduction Technical Brief AN1016 Ceramic Monoblock Surface Mount Considerations CTS ceramic block filters, like many others in the industry, use a fired-on thick film silver (Ag) metallization. The

More information

Thermal Cycling and Fatigue

Thermal Cycling and Fatigue Thermal Cycling and Fatigue Gil Sharon Introduction The majority of electronic failures are thermo-mechanically related by thermally induced stresses and strains. The excessive difference in coefficients

More information

Module No. # 07 Lecture No. # 35 Vapour phase soldering BGA soldering and De-soldering Repair SMT failures

Module No. # 07 Lecture No. # 35 Vapour phase soldering BGA soldering and De-soldering Repair SMT failures An Introduction to Electronics Systems Packaging Prof. G. V. Mahesh Department of Electronic Systems Engineering Indian Institute of Science, Bangalore Module No. # 07 Lecture No. # 35 Vapour phase soldering

More information

M series. Product information. Koki no-clean LEAD FREE solder paste. Contents. Lead free SOLUTIONS you can TRUST.

M series. Product information. Koki no-clean LEAD FREE solder paste.   Contents. Lead free SOLUTIONS you can TRUST. www.ko-ki.co.jp Ver. 42017e.2 Prepared on Oct. 26, 2007 Koki no-clean LEAD FREE solder paste Anti-Pillow Defect Product information This Product Information contains product performance assessed strictly

More information

BOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES

BOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES BOARD DESIGN, SURFACE MOUNT ASSEMBLY AND BOARD LEVEL RELIABILITY ASPECTS OF FUSIONQUAD TM PACKAGES Ahmer Syed 1, Sundar Sethuraman 2, WonJoon Kang 1, Gary Hamming 1, YeonHo Choi 1 1 Amkor Technology, Inc.

More information

Soldering Methods and Procedures for Vicor Power Modules

Soldering Methods and Procedures for Vicor Power Modules APPLICATION NOTE AN:208 Soldering Methods and Procedures for Vicor Power Modules Lead-Free Pins (RoHS); TIN / LEAD PINS (see page 7) Contents Page Overview 1 Analysis of a Good Solder Joint 1 Soldering

More information

An Investigation into Lead-Free Low Silver Cored Solder Wire for Electronics Manufacturing Applications

An Investigation into Lead-Free Low Silver Cored Solder Wire for Electronics Manufacturing Applications An Investigation into Lead-Free Low Silver Cored Solder Wire for Electronics Manufacturing Applications Shantanu Joshi 1, Jasbir Bath 1, Kimiaki Mori 2, Kazuhiro Yukikata 2, Roberto Garcia 1, Takeshi Shirai

More information

Ultra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads

Ultra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads Ultra-Low Voiding Halogen-Free No-Clean Lead-Free Solder Paste for Large Pads Li Ma, Fen Chen, and Dr. Ning-Cheng Lee Indium Corporation Clinton, NY mma@indium.com; fchen@indium.com; nclee@indium.com Abstract

More information

Assembly Instructions for SCA6x0 and SCA10x0 series

Assembly Instructions for SCA6x0 and SCA10x0 series Technical Note 71 Assembly Instructions for SCA6x0 and SCA10x0 series TABLE OF CONTENTS Table of Contents...1 1 Objective...2 2 VTI'S DIL-8 and DIL-12 packages...2 3 Package Outline and Dimensions...2

More information

Practical Solutions for Successful Pb-Free Soldering. Brian Allder Qualitek-Europe

Practical Solutions for Successful Pb-Free Soldering. Brian Allder Qualitek-Europe Practical Solutions for Successful Pb-Free Soldering Brian Allder Qualitek-Europe Challenges/Barriers to Lead Free Cost Material Availability Process Modifications Material Compatibility Standards Inspection

More information

Assembly Guidelines Sterling Silver & MacStan Immersion Tin Coated PCB s

Assembly Guidelines Sterling Silver & MacStan Immersion Tin Coated PCB s Assembly Guidelines Sterling Silver & MacStan Immersion Tin Coated PCB s By: MacDermind Final Finish Team MacDermid Inc. Flat solderable surface finishes are required for the increasingly dense PCB designs.

More information

Handling and Processing Details for Ceramic LEDs Application Note

Handling and Processing Details for Ceramic LEDs Application Note Handling and Processing Details for Ceramic LEDs Application Note Abstract This application note provides information about the recommended handling and processing of ceramic LEDs from OSRAM Opto Semiconductors.

More information

Assembly Instructions for SCC1XX0 series

Assembly Instructions for SCC1XX0 series Technical Note 82 Assembly Instructions for SCC1XX0 series TABLE OF CONTENTS Table of Contents...1 1 Objective...2 2 VTI's 32-lead Dual In-line Package (DIL-32)...2 3 DIL-32 Package Outline and Dimensions...2

More information

Lead-free Hand Soldering Ending the Nightmares

Lead-free Hand Soldering Ending the Nightmares Lead-free Hand Soldering Ending the Nightmares Most issues during the transition seem to be with Hand Soldering Written By: Peter Biocca As companies transition over to lead-free assembly a certain amount

More information

Getting the FLI Lead Out. Thomas J. De Bonis Assembly & Test Technology Development Technology and Manufacturing Group

Getting the FLI Lead Out. Thomas J. De Bonis Assembly & Test Technology Development Technology and Manufacturing Group Getting the FLI Lead Out Thomas J. De Bonis Assembly & Test Technology Development Technology and Manufacturing Group Lead has been used in flip chip FLI for decades. RoHS Exemption 15 was enacted in recognition

More information

BGA (Ball Grid Array)

BGA (Ball Grid Array) BGA (Ball Grid Array) National Semiconductor Application Note 1126 November 2002 Table of Contents Introduction... 2 Package Overview... 3 PBGA (PLASTIC BGA) CONSTRUCTION... 3 TE-PBGA (THERMALLY ENHANCED

More information

Copper Dissolution: Just Say No!

Copper Dissolution: Just Say No! Korea s New Electronics Waste Law, p. 18 AUGUST 2007 circuitsassembly.com Copper Dissolution: Just Say No! Connector after conventional SAC 305 rework showing copper dissolution (left), and minimal copper

More information

Fill the Void IV: Elimination of Inter-Via Voiding

Fill the Void IV: Elimination of Inter-Via Voiding Fill the Void IV: Elimination of Inter-Via Voiding Tony Lentz FCT Assembly Greeley, CO, USA Greg Smith BlueRing Stencils Lumberton, NJ, USA ABSTRACT Voids are a plague to our electronics and must be eliminated!

More information

Challenges of Evolving Technology in the Workplace. Tips. Bubba Powers. Board Density. Best Rework Soldering Practices. Power. Substrates.

Challenges of Evolving Technology in the Workplace. Tips. Bubba Powers. Board Density. Best Rework Soldering Practices. Power. Substrates. Real Estate Finishes Power Component Technology Board Density Tips Challenges of Evolving Technology in the Workplace Substrates Component Size Bubba Powers Manager of Technical Services Weller North America

More information

AND8211/D. Board Level Application Notes for DFN and QFN Packages APPLICATION NOTE

AND8211/D. Board Level Application Notes for DFN and QFN Packages APPLICATION NOTE Board Level Application Notes for DFN and QFN Packages Prepared by: Steve St. Germain ON Semiconductor APPLICATION NOTE INTRODUCTION Various ON Semiconductor components are packaged in an advanced Dual

More information

B. Flip-Chip Technology

B. Flip-Chip Technology B. Flip-Chip Technology B1. Level 1. Introduction to Flip-Chip techniques B1.1 Why flip-chip? In the development of packaging of electronics the aim is to lower cost, increase the packaging density, improve

More information

High Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste

High Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste High Reliability and High Temperature Application Solution Solder Joint Encapsulant Paste YINCAE Advanced Materials, LLC WHITE PAPER October 2017 2017 YINCAE Advanced Materials, LLC - All Rights Reserved.

More information

mcube WLCSP Application Note

mcube WLCSP Application Note AN-002 Rev.02 mcube WLCSP Application Note AN-002 Rev.02 mcube, Inc. 1 / 20 AN-002 Rev.02 Guidelines for Printed Circuit Board (PCB) Design and Assembly with mcube Wafer Level Chip Scale Package (WLCSP)

More information

PRODUCT PROFILE ELECTROLOY NO CLEAN LEAD FREE PASTE

PRODUCT PROFILE ELECTROLOY NO CLEAN LEAD FREE PASTE PRODUCT PROFILE ELECTROLOY NO CLEAN LEAD FREE PASTE Product Name Product Code #515 LEAD FREE PASTE Sn99.0/Ag0.3/Cu0.7 EMCO#515-315P DOC CATEGORY: 3 PF EMCO#515-315P 14062010 REV.B Page 1 of 5 PRODUCT DESCRIPTION

More information

5. Soldering in the electronics industry

5. Soldering in the electronics industry Project No LLII-102 Enhance of Lifelong Learning Cross Border Capacity (5L) Ventspils University College Standards and technical norms 5. Soldering in the electronics industry Lecture notes Created by:

More information

AltiumLive 2017: Creating Documentation for Successful PCB Manufacturing

AltiumLive 2017: Creating Documentation for Successful PCB Manufacturing AltiumLive 2017: Creating Documentation for Successful PCB Manufacturing Julie Ellis TTM Field Applications Engineer Thomas Schneider Field Applications Engineer 1 Agenda 1 Complexity & Cost 2 3 4 5 6

More information

SMT Troubleshooting. Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide

SMT Troubleshooting. Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide SMT Troubleshooting Typical SMT Problems For additional process solutions, please refer to the AIM website troubleshooting guide Solder Balling Solder Beading Bridging Opens Voiding Tombstoning Unmelted

More information

HOW DOES SURFACE FINISH AFFECT SOLDER PASTE PERFORMANCE?

HOW DOES SURFACE FINISH AFFECT SOLDER PASTE PERFORMANCE? HOW DOES SURFACE FINISH AFFECT SOLDER PASTE PERFORMANCE? Tony Lentz FCT Assembly Greeley, CO, USA tlentz@fctassembly.com ABSTRACT The surface finishes commonly used on printed circuit boards (PCBs) have

More information

USING SIGNATURE IDENTIFICATION FOR RAPID AND EFFECTIVE X-RAY INSPECTION OF BALL GRID ARRAYS

USING SIGNATURE IDENTIFICATION FOR RAPID AND EFFECTIVE X-RAY INSPECTION OF BALL GRID ARRAYS USING SIGNATURE IDENTIFICATION FOR RAPID AND EFFECTIVE X-RAY INSPECTION OF BALL GRID ARRAYS Gil Zweig Glenbrook Technologies, Inc. Randolph, New Jersey USA gzweig@glenbrooktech.com ABSTRACT Although X-ray

More information

AN-5067 PCB Land Pattern Design and Surface Mount Guidelines for MLP Packages

AN-5067 PCB Land Pattern Design and Surface Mount Guidelines for MLP Packages Introduction AN-5067 Fairchild Semiconductor Application Note September 2005 Revised September 2005 PCB Land Pattern Design and Surface Mount Guidelines for MLP Packages The current miniaturization trend

More information

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering An Introduction to Electronics Systems Packaging Prof. G. V. Mahesh Department of Electronic Systems Engineering Indian Institute of Science, Bangalore Module No. # 07 Lecture No. # 33 Reflow and Wave

More information

Application Note. Soldering Guidelines for Surface Mount Filters. 1. Introduction. 2. General

Application Note. Soldering Guidelines for Surface Mount Filters. 1. Introduction. 2. General Soldering Guidelines for Surface Mount Filters 1. Introduction This Application Guideline is intended to provide general recommendations for handling, mounting and soldering of Surface Mount Filters. These

More information

SMTA Great Lakes Chapter Meeting

SMTA Great Lakes Chapter Meeting SMTA Great Lakes Chapter Meeting IPC-7711B/7721B Rework, Repair and Modification Presented By: Frank Honyotski Master IPC Trainer (MIT) STI Electronics, Inc. 1.1 Scope Procedure for rework/repair Aggregate

More information

Design and Assembly Process Implementation for BGAs

Design and Assembly Process Implementation for BGAs Design and Assembly Process Implementation for BGAs Developed by the Device Manufacturers Interface Committee of IPC Supersedes: IPC-7095A - October 2004 IPC-7095 - August 2000 Users of this publication

More information

Table 1: Pb-free solder alloys of the SnAgCu family

Table 1: Pb-free solder alloys of the SnAgCu family Reflow Soldering 1. Introduction The following application note is intended to describe the best methods for soldering sensors manufactured by Merit Sensor using automated equipment. All profiles should

More information

Applications of Solder Fortification with Preforms

Applications of Solder Fortification with Preforms Applications of Solder Fortification with Preforms Carol Gowans Indium Corporation Paul Socha Indium Corporation Ronald C. Lasky, PhD, PE Indium Corporation Dartmouth College ABSTRACT Although many have

More information

S3X58-M High Reliability Lead Free Solder Paste. Technical Information. Koki no-clean LEAD FREE solder paste.

S3X58-M High Reliability Lead Free Solder Paste. Technical Information. Koki no-clean LEAD FREE solder paste. www.ko-ki.co.jp #52007 Revised on Nov.27, 2014 Koki no-clean LEAD FREE solder paste High Reliability Lead Free Solder Paste S3X58-M500-4 Technical Information O₂ Reflowed 0.5mmP QFP 0603R This product

More information

Flip-Chip PBGA Package ConstructionÑ Assembly and Board-Level Reliability

Flip-Chip PBGA Package ConstructionÑ Assembly and Board-Level Reliability Order Number: AN1850/D Rev. 0, 5/2000 Application Note Flip-Chip PBGA Package ConstructionÑ Assembly and Motorola introduced the ßip-chip plastic ball grid array (FC PBGA) packages as an alternative to,

More information

Process Troubleshooting Guide. Selective Soldering Process Manual and Manufacturability Guideline

Process Troubleshooting Guide. Selective Soldering Process Manual and Manufacturability Guideline Process Troubleshooting Guide Selective Soldering Process Manual and Manufacturability Guideline NOTICE This is a Nordson SELECT publication that is protected by copyright. Original copyright date 2017.

More information

Understanding stencil requirements for a lead-free mass imaging process

Understanding stencil requirements for a lead-free mass imaging process Electronics Technical Understanding stencil requirements for a lead-free mass imaging process by Clive Ashmore, DEK Printing Machines, United Kingdom Many words have been written about the impending lead-free

More information

Probe. Placement P Primer P. Copyright 2011, Circuit Check, Inc.

Probe. Placement P Primer P. Copyright 2011, Circuit Check, Inc. Probe Placement P Primer P What's Involved? Control Design ICT Friendly UUT Location Location Location Increase your odds in the manufacturing process Good contact Small targets Agilent Bead Probes Suggested

More information

Advances in stacked-die packaging

Advances in stacked-die packaging pg.10-15-carson-art 16/6/03 4:12 pm Page 1 The stacking of die within IC packages, primarily Chip Scale Packages (CSP) Ball Grid Arrays (BGAs) has evolved rapidly over the last few years. The now standard

More information

Is Now Part of To learn more about ON Semiconductor, please visit our website at

Is Now Part of To learn more about ON Semiconductor, please visit our website at Is Now Part of To learn more about ON Semiconductor, please visit our website at www.onsemi.com ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC

More information

Soldering Module Packages Having Large Asymmetric Pads

Soldering Module Packages Having Large Asymmetric Pads Enpirion, Inc. EN53x0D AN103_R0.9 Soldering Module Packages Having Large Asymmetric Pads 1.0 INTRODUCTION Enpirion s power converter packages utilize module package technology to form Land Grid Array (LGA)

More information

To See is to Survive!

To See is to Survive! INSPECTION SYSTEMS for the 21 s t Century To See is to Survive! In todayõs highly competitive manufacturing environment, the ability to see and react to hidden production deficiencies, in order to guarantee

More information

GSP. TOYOTA s recommended solder paste for automotive electronics. Product information. LEAD FREE solder paste.

GSP. TOYOTA s recommended solder paste for automotive electronics. Product information. LEAD FREE solder paste. www.ko-ki.co.jp #47012E 2011.09.27 LEAD FREE solder paste TOYOTA s recommended solder paste for automotive electronics Product information Crack-Free Residue This Product Information contains product performance

More information

Recommended Attachment Techniques for ATC Multilayer Chip Capacitors

Recommended Attachment Techniques for ATC Multilayer Chip Capacitors Recommended Attachment Techniques for ATC Multilayer Chip Capacitors Bulletin No. 201 ATC# 001-119 Rev. M; 8/07 1.0. SCOPE. This document describes the attachment techniques recommended by ATC for ceramic

More information

TCLAD: TOOLS FOR AN OPTIMAL DESIGN

TCLAD: TOOLS FOR AN OPTIMAL DESIGN TCLAD: TOOLS FOR AN OPTIMAL DESIGN THINGS TO CONSIDER WHEN DESIGNING CIRCUITS Many factors come into play in circuit design with respect to etching, surface finishing and mechanical fabrication processes;

More information

HOTBAR REFLOW SOLDERING

HOTBAR REFLOW SOLDERING HOTBAR REFLOW SOLDERING Content 1. Hotbar Reflow Soldering Introduction 2. Application Types 3. Process Descriptions > Flex to PCB > Wire to PCB 4. Design Guidelines 5. Equipment 6. Troubleshooting Guide

More information

Throughout the course best practice will be observed as described in International Standard IPC 610.

Throughout the course best practice will be observed as described in International Standard IPC 610. SOLDERING COURSE 560: 3 DAYS: Max 8 Candidates This provides all the skills necessary to work on modern electronic printed circuit boards. It is intended for candidates who have an understanding of electronics

More information

Michael R. Creeden CEO/CID+ San Diego PCB, Inc. & EPTAC (858)

Michael R. Creeden CEO/CID+ San Diego PCB, Inc. & EPTAC (858) Michael R. Creeden CEO/CID+ San Diego PCB, Inc. & EPTAC mike.creeden@sdpcb.com (858)271-5722 1. Why we collaborate? 2. When do we collaborate? 3. Who do we collaborate with? 4. What do we collaborate?

More information

The Influence of Resin Coverage on Reliability for Solder Joints Formed by One- Pass Reflow Using Resin Reinforced Low Temperature Solder Paste

The Influence of Resin Coverage on Reliability for Solder Joints Formed by One- Pass Reflow Using Resin Reinforced Low Temperature Solder Paste 2017 IEEE 67th Electronic Components and Technology Conference The Influence of Resin Coverage on Reliability for Solder Joints Formed by One- Pass Reflow Using Resin Reinforced Low Temperature Solder

More information

Recommended Attachment Techniques for ATC Multilayer Chip Capacitors

Recommended Attachment Techniques for ATC Multilayer Chip Capacitors Recommended Attachment Techniques for ATC Multilayer Chip Capacitors Bulletin No. 201 631-622-4700 sales@atceramics.com +46 8 6800410 sales@atceramics-europe.com +86-755-8366-4318 sales@atceramics-asia.com

More information

IPC J-STD-001E TRAINING AND CERTIFICATION PROGRAM LESSON PLAN FOR TRAINING CERTIFIED IPC SPECIALIST (CIS)

IPC J-STD-001E TRAINING AND CERTIFICATION PROGRAM LESSON PLAN FOR TRAINING CERTIFIED IPC SPECIALIST (CIS) Review Questions 1. Minimum end joint width for castellated terminations on a Class 2 product is. A. 100% (W). B. 25% (W). C. 50% (W). D. 75% (W). C, Clause. 7.5.6 Table 7-6, Page 29 2. For Class 3, a

More information

Bumping of Silicon Wafers using Enclosed Printhead

Bumping of Silicon Wafers using Enclosed Printhead Bumping of Silicon Wafers using Enclosed Printhead By James H. Adriance Universal Instruments Corp. SMT Laboratory By Mark A. Whitmore DEK Screen Printers Advanced Technologies Introduction The technology

More information

Position Accuracy Machines for Selective Soldering Fine Pitch Components Gerjan Diepstraten Vitronics Soltec B.V. Oosterhout, Netherlands

Position Accuracy Machines for Selective Soldering Fine Pitch Components Gerjan Diepstraten Vitronics Soltec B.V. Oosterhout, Netherlands As originally published in the IPC APEX EXPO Conference Proceedings. Position Accuracy Machines for Selective Soldering Fine Pitch Components Gerjan Diepstraten Vitronics Soltec B.V. Oosterhout, Netherlands

More information

Application Note 5334

Application Note 5334 Soldering and Handling of High Brightness, Through Hole LED Lamps Application Note 5334 Introduction LEDs are well known for their long useful life compared to conventional incandescent bulb. If an LED

More information

Prepared by Qian Ouyang. March 2, 2013

Prepared by Qian Ouyang. March 2, 2013 AN075 Rework Process for TQFN Packages Rework Process for TQFN Packages Prepared by Qian Ouyang March 2, 2013 AN075 Rev. 1.1 www.monolithicpower.com 1 ABSTRACT MPS proprietary Thin Quad Flat package No

More information

South Bay Circuits. Manufacturability Guidelines. Printed Circuit Boards FOR. South Bay Circuits, Inc. 99 N. McKemy Ave Chandler, AZ 85226

South Bay Circuits. Manufacturability Guidelines. Printed Circuit Boards FOR. South Bay Circuits, Inc. 99 N. McKemy Ave Chandler, AZ 85226 Manufacturability Guidelines FOR Printed Circuit Boards South Bay Circuits, Inc. 99 N. McKemy Ave Chandler, AZ 85226 GL-0503B By: Edward Rocha Dear Customer, The intention of this document is to provide

More information

Multilayer Organic (MLO TM )

Multilayer Organic (MLO TM ) HOW TO ORDER DP 03 C 1580 Type Size Design Frequency (MHz) QUALITY INSPECTION 1 6 1 6 1 6 2 5 2 5 2 5 3 4 3 4 3 4 MLO TM TECHNOLOGY Finished parts are 100% tested for electrical parameters and visual characteristics.

More information

Features. Preliminary. = +25 C, IF = 1 GHz, LO = +13 dbm*

Features. Preliminary. = +25 C, IF = 1 GHz, LO = +13 dbm* Typical Applications Features The is ideal for: Test Equipment & Sensors Point-to-Point Radios Point-to-Multi-Point Radios Military & Space Functional Diagram Wide IF Bandwidth: DC - 17 GHz Input IP3:

More information

PAGE 1/6 ISSUE Jul SERIES Micro-SPDT PART NUMBER R516 XXX 10X R 516 _ 1 0 _

PAGE 1/6 ISSUE Jul SERIES Micro-SPDT PART NUMBER R516 XXX 10X R 516 _ 1 0 _ PAGE 1/6 ISSUE Jul-24-2017 SERIES Micro-SPDT PART NUMBER R516 XXX 10X R516 series: the RAMSES concept merges with the SLIM LINE technology, breaking up the frequency limits of SMT switches : - FULL SMT

More information

& Anti-pillow. Product information. Koki no-clean LEAD FREE solder paste. Contents. Lead free SOLUTIONS you can TRUST.

& Anti-pillow. Product information. Koki no-clean LEAD FREE solder paste.   Contents. Lead free SOLUTIONS you can TRUST. www.ko-ki.co.jp #46019E Revised on JUN 15, 2009 Koki no-clean LEAD FREE solder paste Super Low-Void & Anti-pillow Product information Pillow defect This Product Information contains product performance

More information

QUALITY SEMICONDUCTOR, INC.

QUALITY SEMICONDUCTOR, INC. Q QUALITY SEMICONDUCTOR, INC. AN-20 Board Assembly Techniques for 0.4mm Pin Pitch Surface Mount Packages Application Note AN-20 The need for higher performance systems continues to push both silicon and

More information

Initial release of document

Initial release of document This specification covers the requirements for application of SMT Poke In Connectors for use on printed circuit (pc) board based LED strip lighting typically used for sign lighting. The connector accommodates

More information

Reflow soldering guidelines for surface mounted power modules

Reflow soldering guidelines for surface mounted power modules Design Note 017 Reflow soldering guidelines for surface mounted power modules Introduction Ericsson surface mounted power modules are adapted to the ever-increasing demands of high manufacturability and

More information

Overcoming the Challenges of HDI Design

Overcoming the Challenges of HDI Design ALTIUMLIVE 2018: Overcoming the Challenges of HDI Design Susy Webb Design Science Sr PCB Designer San Diego Oct, 2018 1 Challenges HDI Challenges Building the uvia structures The cost of HDI (types) boards

More information

Handling and Processing Details for Ceramic LEDs Application Note

Handling and Processing Details for Ceramic LEDs Application Note Handling and Processing Details for Ceramic LEDs Application Note Abstract This application note provides information about the recommended handling and processing of ceramic LEDs from OSRAM Opto Semiconductors.

More information

Application Note. Soldering Guidelines for SMPS Multilayer Ceramic Capacitor Assemblies

Application Note. Soldering Guidelines for SMPS Multilayer Ceramic Capacitor Assemblies Application Note AN37-0012 Soldering Guidelines for SMPS Multilayer Ceramic Capacitor Assemblies 1. Introduction With a very low ESR and ESL and the ability to withstand very high levels of di/dt and dv/dt,

More information

ASSEMBLY AND REWORK OF LARGE SURFACE MOUNT CONNECTORS WITH WAFERS

ASSEMBLY AND REWORK OF LARGE SURFACE MOUNT CONNECTORS WITH WAFERS ASSEMBLY AND REWORK OF LARGE SURFACE MOUNT CONNECTORS WITH WAFERS Phil Isaacs and Sven Peng IBM Corporation Rochester, MN, USA, and Shenzen, China Seow Wah Sng, Wai Mun Lee, and Alex Chen Celestica Song

More information

INFLUENCE OF PCB SURFACE FEATURES ON BGA ASSEMBLY YIELD

INFLUENCE OF PCB SURFACE FEATURES ON BGA ASSEMBLY YIELD As originally published in the SMTA Proceedings INFLUENCE OF PCB SURFACE FEATURES ON BGA ASSEMBLY YIELD Satyajit Walwadkar, Todd Harris, Bite Zhou, Aditya Vaidya, Juan Landeros, Alan McAllister Intel Corporation

More information

Application Note 100 AN100-2

Application Note 100 AN100-2 Recommended Land Pad Design, Assembly and Rework Guidelines for DC/DC µmodule in LGA Package David Pruitt February 2006 1.1 INTRODUCTION The Linear Technology µmodule solution combines integrated circuits

More information

Selective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses

Selective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses Selective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses Mark Woolley, Wesley Brown, and Dr. Jae Choi Avaya Inc. 1300 W 120 th Avenue Westminster, CO 80234 Abstract:

More information

Automotive Devices: Quad No- Lead (QFN) Technology with Inspectable Solder Connections

Automotive Devices: Quad No- Lead (QFN) Technology with Inspectable Solder Connections Automotive Devices: Quad No- Lead (QFN) Technology with Inspectable Solder Connections FTF-SDS-F0026 Dwight Daniels Package Engineer A P R. 2 0 1 4 TM External Use Agenda Wettable Lead Ends / Definition

More information