HIGH RESOLUTION TIME-OF-FLIGHT ELECTRONICS SYSTEM* J. Evan Grund. Stanford Linear Accelerator Center Stanford University, Stanford, California 94305
|
|
- Adelia Price
- 5 years ago
- Views:
Transcription
1 SLAC-PUB-2416 October 1979 (1) HIGH RESOLUTION TIME-OF-FLIGHT ELECTRONICS SYSTEM* J. Evan Grund Stanford Linear Accelerator Center Stanford University, Stanford, California ABSTRACT A new electronics system for time-of-flight measurements has been developed to meet the performance requirements of the Mark II Detector for operation at the PEP Storage Ring of the Stanford Linear Accelerator Center. This system incorporates high resolution time measurements with the capability to correct systemic errors from the scintillator and photomultiplier tubes. The correction technique involves making three measurements on each photomultiplier signal every storage King beam interaction. Two timing measurements are made relative to the beam interaction time with different discriminator threshold level settings. The charge integral of each photomultiplier pulse is also recorded. These multiple measurements allow computer correction of errors due to discriminator walk with pulse amplitude, timing errors due to scintillator light attenuation and spread, and finite risetime limitations of the photomultiplier and cabling. The system can be quickly reset after each beam interaction if there is no trigger, thus eliminating any need for delay cables in photomultiplier signal cabling. The electronics designed fok the new time-offlight system is the subject of this paper. 3. Simple system calibration, in which calibration coefficients (and channel-to-channel variations) are automatically measured and applied to the data, 4. Formatting and linearization of data to minimize the required CAMAC transmission time (with its accompanying system deadtime) and host computer processing overhead, and 5. High density CAMAC system packaging with a minimum of reauired cables. SYSTEM REQUIREMENTS This electronics system is to provide improved processing of signals from the existing Mark II time-of-flight scintillation counters. Figure 1 shows the location of the 48 counters which have photomultiplier tubes installed on both ends. The time period to be measured is f,rom when the storage ring beams collide in the vacuum chamber, to when particles are detected by the scintillators. The system goals include: 1. High time resolution circuitry so that electronic noise is negligible compared to the scintillator time resolution, 2. Provide means to correct for "time walk" which is normally observed when input pulse shape OK amplitude varies, Figure 1: Isometric view of the Mark II Detector SYSTEM HARDWARE This CAMAC based time-of-flight (TOF) system, diagrammed in Figure 2, consists of a "TOF Strobe Generator" or STROBER (one single width CAMAC module per crate), a "TOF Threshold Controller" or THRESHER (one singlewidth module per crate), "TOF Discriminator Modules" or DISCO's (single width modules w)iich accommodate four photomultiplier signals each), and a "Brilliant Analog-to-Digitai ConverteK"(1) or BXDC autonojiious controller. rdesianed with digitizing and processing capabilities (one triple width module per crate). *Work sunported by the Department Of Energy under: contract GE-AC03-76SF00515 (Presented at the 1979 Nuclear Science Symposium, San Francisco, California, October 17-19, 1979.)
2 BEAM CROSSING s z _1,ki8 gga 2 (z LL3 5 s : m PHOTOMULTlPLlER INPUTS DISC. OUTPUTS INPUTS TRIGGER 1111 LOGIC TOF OUTPUTS DISCO + Since we want measurements only during system live-time, we require the TOF system "RESET" signal (which originates at the trigger logic) to proceed an ENABLE or XING signal before a STROBE can be generated. Since RE- SET's occur only during system live-time, STROBE's are not produced during readout time, even though ENABLE and XING signals continue. This allows gating circuitry to be avoided in the critical XING signal path, and the single RESET signal from the trigger logic can control both the measurement and readout modes. THRESHER - Threshold Controller -RESET 1 I I I I CAMAC TO HOST COMPUTER The THRESHER's purpose is to take directions from the detector's trigger logic, the BADC and/or host computer, and generate the necessary signals to control all the DISCO's in a CAMAC crate. Figure 4 shows the signal paths through the THRESHER. Figure 2: System Block Diagram STROBER - Strobe Generator PATCH PIN The system operation is synchronized to the storage ring beam crossing by a "XING" NIM logic signal which is generated from a beam pickoff sensor. The STROBER generates a pulse of precise width, called "STROBE," from the XING signal. STROBE is furnished to all the TOF Modules from 16 NIM logic outputs. This is the reference signa. for the timing measurements; the leading edge of STROBE enables DISCO's to begin timing measurements, while the trailing edge terminates their timing periods. SAMPLE PATCH PIN LOW THRESHOLD PATCH PIN HIGH THRESHOLD PATCH PIN OUTPUT 16 NIM ORIVERS % RESET 0 RESET CABLE DELAY Figure 3: STROBER Block Diagram CAMAC DECODING t CAMAC DATAWAY 1 can%iy I The DISCO's are enabled only after beam crossing so that they ignore the cosmic ray background counts that occur prior to beam crossing. This enabling after XING arrives can possibly cause a timing problem. The velocity of the XING signal through its cablinq is only two-thirds that of the beam particles velocities, and XING may actually arrive at the electronics after valid scintillator signals. Instead of adding delay cable in the scintillator paths, the chosen solution is an "ENABLE" signal, qenerated from the PEP RF system, which can be used to begin the STROBE period. STROBE's back edge is the critical timina edqe, therefore it is always timed from the hiah precision XING signal. The STROBE timing period is controlled by an external cable delay, so that it is adjustable and very stable. Figure 4: THRESHER Block Diagram Control from the trigger logic requires only one signal, RESET. This NIM logic signal which is 250 to 1000 nanoseconds in width, must proceed every measurement. The THRESHER translates this signal to TTL levels and sends it down a CAMAC DATAWAY patch pin to the STRO- BER and all DISCO's in the crate. The STROBER responds by setting a flip-flop to enable a STROBE signal generation at the next beam crossinq, while the DISCO's reset their measurement circuits. A signal called "SAMPLE" is also generated by the THRESHER. SAMPLE controls the track-and-hold section of the DISCO's charge integrator. 2
3 Two analog signals are produced which control the DISCO's "LOW and HIGH THRESHOLDS." They are 0 to 10 volt signals from CAMAC cont,rolled digital-to-analog converters. Patch pins on the DATAWAY bus these voltages to the DISCO's where these voltages are inverted and divided by 10 to set the actual discriminator levels to a 0 to -1 volt range. The voltages that are on the patch pins can be qated to the TOF analog bus (divided by 2 to fit the BADC's input range) by CAMAC commands, so the BADC can monitor the threshold voltages. Using the CAMAC patch pins reduces the amount of cabling required to control the DISCO's. DISCO - Discriminator Module The actual time measurement is done by the DISCO modules. Each DISCO has four photomultiplier (PMT) inputs, and makes one analog and two timing measurements on each. Time resolution measurements made by this module on photomultiplier signals have a time jitter of less than 10 picoseconds RMS, and when using clean (NIM level) inputs, 2 picosecond RMS noise can be obtained. Figure 5 shows the main DISCO functional blocks. The timing reference, STROBE, is converted from NIM to ECL levels by the same discriminator circuit used for the PMT signals. Discriminator time walk due to temperature changes (about 12 ps/'c) is therefore largely cancelled by compensating the time reference to match the signal delay change. An electronic analog thermometer is also provided and can be monitored through the BADC for further thermal corrections by computer. STROBE and buffered THRESHER control signals are bussed to all measurement sections, which are labled "input circuits" in Figure 5. bus called "OUTPUT" under CAMAC control. The OUTPUT's of all DISCO's and the THRESHER are daisy-chained together, and they form the BADC's input. To eliminate the reading of DISCO's that did not receive any PMT signals, a CAMAC Q Scan, or 'ACA - Address Scan Mode,' (2) can be used. The Q response is generated only when one of the low threshold discriminators has seen a 'hit'. DISCO's Input Stage. The PMT signals are inputs to discriminators whose thresholds are set from the THRESHER. When a photomultiplier signal voltage exceeds the set threshold level a "START" signal is produced which begins a timing period. A NIM "DISC" output signal is available on the front panel for each photomultiplier channel for possible use in other logic. The discriminator circuits are selflatching so that once they are triggered, the time measurement will continue until STROBE terminates the timing period regardless of input pulse interval widths. to a voltage The conversion of a time is the time-to-amplitude converter's function. PMT INPUT TO MUX TO MUX DISC INTEGRATOR TO MUX SAMPLE RESET STROBE Figure 6: DISCO Input Circui t Diagram GATE l-l T OUTPUT Figure 5: DISCO Block Diagram All measurements can be gated to the analoq Time-to-Amplitude Converter. The time interval is defined as beginning with a START from a discriminator and ending with STROBE's back edge, which functions as a common stop. A capacitor discharge circuit, Figure 7, using a switched current source generates a voltage representative of the time interval. The capacitor discharge or rundown circuit operates as follows. Cl in Figure 7 is precharged to "5V REF" by Q2 during the RESET period. During the time period to be measured, a 10 milliampere current source linearily discharges the capacitor. The resultant capacitor voltaqe represents the time interval. The capacitor is buffered by a FET amplifier so it performs as a sample-and-hold circuit that holds while the voltages are read and digitized. The current source is switched 'on' and 'off' by a transistor array that forms a current-switch tree. This series gating technique logically AND's the START and STROBE 3
4 vices account for one-quarter of the total capacitance. Since one has little control over the active device dielectrics, and their effects can not be made negligible by a large passive capacitor, operational techniques must complement the circuitry's limitations. L 1 CA30491 Figure 7: Time-to-Amplitude Converter Schematic signals together. D2 allows Cl to be discharged, while isolating Cl from leakage currents during the long readout period. The leakage current from the transistor array flows through Rl. This resistor has a large value, therefore it approximates a small constant current source during rundown, and does not add nonlinearity. At the end of a rundown, Rl's current causes the transistor array's collector voltage to rise to where Dl clamps it. Dl's clamp to a fixed voltage is important because when the voltage at D2's cathode slews, D2's capacitance pumps charge into Cl. In this case, the amount of pumped charge is approximately proportional to the final rundown voltage, so linearity is preserved. Ql is needed to quickly discharge the parasitic capacitance at D2's cathode, but it causes one operational requirement. At the end of RESET, D2's cathode voltage is at 5 volts and will be ramped to 5.6 volts, where Dl clamps it. Unless the time between RESET and STROBE (i.e. the start of timing) is long, it must be fixed to a few nanoseconds. Holding this interval constant means that the small amount of charge pumped into Cl will be a constant plus an amount proportional to the measurement period, hence the error is calibrated away. A major circuit problem in this type of rundown circuit is the memory effect that is caused by the dielectric absorption of the rundown capacitor, Cl of Figure 7, and all stray capacitances that are in parallel with Cl. This effect can cause a time measurement to vary by over 100 picoseconds, depending on the values of previous measurements. Component selection and layout can reduce this effect (Cl is a polystyrene capacitor in this design), but the effect can not be eliminated as it is not due to Cl alone. A small total capacitance of 100 picofarads is needed to obtain the desired time resolution from the 10 milliampere switched current source. Stray capacitances on the printed circuit board, and the capacitances of the various silicon de- Three techniques are used to reduce the memory problem: common stop operation, fixed readout rate, and after readout reset. These operational techniques apply the argument that if the undesired memory can not be removed, we must control what is remembered, determine what the subsequent error is, and then this predictable error can be treated as a calibration factor and removed. First, a simple description of the memory effect is in order. After setting at a fixed voltage for a long period, a capacitor's dielectric comes to a stressed equilibrium which is a function of the applied electric field. Changing the applied voltage will change the E field and a new equilibrium will be established with a time constant of roughly a few milliseconds. Therefore, if we suddenly change the voltage on a capacitor from 5 volts to 1 volt (like a rundown does) and then isolate the capacitor (as during a readout period), the voltage will slowly drift upward a small amount (e. g. a 50 millivolt drift that settles in one-quarter second). The common stop operation was chosen so that the capacitor would remember its beginning voltage, 5V REF shown in Figure 7. The typical duty factor for a discriminator channel is l%, and with the common stop operation, only a channel that is hit will have a capacitor voltage change. Therefore, the capacitor's memory "soaks" up the 5V REF level 99% of the time. Because the dielectric time constants are long, a quick rundown and reset does not change the memory significantly. Measurements made with and without a hit (and rundown) on the previous beam crossing differ by only a few picoseconds. With a common start system there would be a rundown every beam crossing, so an average (time integral) voltage is remembered. Also with common start, during each readout period a constant voltage is held and that voltage becomes remembered. When rundowns again commence, the memory begins to forget that constant value and starts remembering the new average. This memory change takes several milliseconds, so a trigger and a new readout will probably start before the memory effects have settled, causing an unpredictable drift. The common stop operation makes the memory drift reproducible. During the readout period one would expect most channels to be at 5V REF (not hit) and a few to have a voltage about 1 volt (a hit shortly after crossing) and be slowly drifting upward. The amount of drift (to a first approximation) is proportional to the initial voltage change. The BADC is programmed to read, digitize and store all the channels in the same order and at the same rate each readout period. This means the drift in a particular channel will always be the same for the same initial voltage after rundown. Hence, when it is read (between 10 4
5 microseconds and a few milliseconds later), it will have moved a repeatable drift amount which is automatically removed when the calibration coefficients are applied. During the readout period we still have the condition where a few channels are soaking up a new memory value. This error is reduced by dividing the readout period into two subperiods: DISCO to BADC transfer and BADC to host computer transfer. During the first subperiod, the capacitor voltages must be held, but during the second subperiod, which is usually longer than the first, the capacitors are reset to 5V REF and held there until the system begins taking data again. This is accomplished by the BADC sending a CAMAC command to the THRESHER after all channels have been read, causing a long RESET before new measurements. Charge Integrator. The charge integrator is a one transistor circuit approximating a voltage controlled current source driving a critically damped RLC circuit. Figure 8 shows the integrating and buffering circuits. Rl terminates the PMT cable in its characteristic impedance and the current from the photomultiplier is converted to a negative voltage pulse. The negative input pulse to Ql's base causes its emitter voltage to drop a like amount. The voltage across R2 drops so the emitter and collector current flows of Ql are reduced by an amount proportional to the input voltage. Ql's collector load is Ll, Cl and R4. Ll approximates a constant current source that equals the quiescent current through Ql. When Ql's current drops, some of Ll's current then flows into Cl, causing Ql's collector voltage to rise. This voltage rise is a time integral of the input charge. RLC critical damping is used as this is the best trade off between fast recovery and minimum droop during the measurement period. This circuit produces a reasonably linear charge time integral for input pulse widths of under 25 nanoseconds while recovering to the quiescent operating point before the next beam crossing (2.4 microseconds later). a peak stretcher. This allows a moderate speed track-and-hold to be used at the expense of an additional rezs.tlz;itch (Q3), and a slight nonlinearity values of charge due to variations in Q2's base-emitter voltage drop from changing emitter currents. The peak stretcher is followed by a trackand-hold circuit which captures the integral voltage for later readout. The track and hold enters the.hold mode at the end of the SAMPLE period which is controlled by the THRESHER. DISCO Construction. The component layout of the printed circuit board is one of the most critical design steps. The large amount of circuitry makes the layout dense, while the diversity of component types (TTL, CMOS and ECL digital IC's as well as high speed IC and discrete amplifiers) requires many different supply voltages. The high s-peed circuitry used needs 50 ohm transmission lines to produce clean, quite signals. The circuit board has four layers. The layers are numbered from the component side, and their functions are: 1. Low speed or non-critical signals and power bussing, 2. A -2 volt plane used for ECL termination, CMOS supply voltages, a few long runs and critical high impedance nodes, 3. The ground plane, and 4. High speed signals (50 ohm microstrip lines) and critical low speed signals and power bussing. The four channels are shielded from each other by bus bars that also distribute four power supplies. The single width CAMAC module packaging was necessary to house all the electronics that is needed for processing the PMT signals coming from the Mark II in two crates. Figure 9 shows the prototype DISCO. SAMPLE Figure 8: Charge Integrator Schematic C3 couples this signal to the base of Q2, an emitter follower. The quiescent emitter voltage is slightly positive, adjusted by R6. Dl helps cancel the thermal drifts of Q2's base-emitter junction. The emitter load of Q2 is mainly capacitive, so Q2 functions as Fiqure 9: DISCO Prototype 5
6 BADC - Brilliant Analog-to-Digital Converter -- All twelve measurements from each DISCO module can be multiplexed onto an analog bus which is common to all the TOF modules in the crate. The advantages of this analog bus structure is described in reference 3. The voltages, which are representative of the times and integrated charges, are multiplexed onto the analog bus, digitized, corrections applied and results formatted automatically by the BADC. The host computer can then read the data in corrected, condensed form. The BADC functions as an autonomous crate controller for system calibration and data readout. Under its control, reference signals can be sent to the PMT inputs of the DISCO's. Resultant measurements are then fitted to a second degree polynomial model. The polynomial coefficients are internally stored and ;;zl;;;cto the raw data each readout period by. After the data is transfered to the host computer, or after a beam crossing that did not produce a trigger to initiate a data readout cycle, the trigger system issues a RESET and data will be taken at the next beam crossing. CONCLUSION This instrumentation package will be in- stalled at PEP Interaction Region 12 as part of experiment PEP 5, in November of The resulting increase in electronic resolution is expected to have an important impact on particle speed measurement and hence particle identification. The multiple measurements will extract more information from the scintillator signals. This additional information will enable a computer correction technique to significantly improve the time-of-flight system resolution., These correction algorithms will be the subject of a future report. ACKNOWLEDGEMENTS M. Breidenbach was instrumential in the conceptual design of this system. D. Nelson was responsible for the circuit design of the THRESHER. REFERENCES (1) M. Breidenbach. E. Frank, J. Hall and 0. Nelson, IEEE Trans. on Nucl. Sci. NS-25, No. 1, 706 (1978). (2) IEEE Std , IEEE Recommended Practice -- for - Block Transfers -- in CAMAC - systerns. (3) E. L. i l:;neros, H. K. Kang, J. N. Hall and R. S. Larsen, IEEE Trans. on Nucl. Sci. NS-24, No. 1, 413 (1977).
SIAC-PUB-2632 October 1980 (I/E) D. Bernstein** Stanford Linear Accelerator Center Stanford University, Stanford, California 94305
MSHAM - A MULT-HT SAMPLE AND HOLD MULTPLEXER* SAC-PUB-2632 October 1980 (/E) D. Bernstein** Stanford Linear Accelerator Center Stanford University, Stanford, California 94305 Abstract The MSHAM is a single-width
More informationPAiA 4780 Twelve Stage Analog Sequencer Design Analysis Originally published 1974
PAiA 4780 Twelve Stage Analog Sequencer Design Analysis Originally published 1974 DESIGN ANALYSIS: CLOCK As is shown in the block diagram of the sequencer (fig. 1) and the schematic (fig. 2), the clock
More informationThe Front-End Analog and Digital Signal Processing Electronics for the Drift Chambers of the Stanford Large Detector*
The Front-End Analog and Digital Signal Processing Electronics for the Drift Chambers of the Stanford Large Detector* SLAC-PUB-5317 October 1990 (J G. M. Haller, D. R. Freytag, J. Fox, J. Olsen, L. Paffrath,
More informationA high-performance, low-cost, leading edge discriminator
PRAMANA c Indian Academy of Sciences Vol. 65, No. 2 journal of August 2005 physics pp. 273 283 A high-performance, low-cost, leading edge discriminator S K GUPTA a, Y HAYASHI b, A JAIN a, S KARTHIKEYAN
More informationAN E-CHANNEL SAMPLE-AND-HOLD WITH MULTIPLEXED ANALOG OUTPUT*
SLAC-PUB-1159 (MP) December 1972 AN E-CHANNEL SAMPLE-AND-HOLD WTH MULTPLEXED ANALOG OUTPUT* A. K. Chang andr. S. Larsen Stanford Linear Accelerator Center Stanford University, Stanford, California 94305
More informationBipolar Pulsed Reset for AC Coupled Charge-Sensitive Preamplifiers
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 45, NO. 3, JUNE 1998 85 Bipolar Pulsed Reset for AC Coupled Charge-Sensitive Preamplifiers D.A. Landis, N. W. Madden and F. S. Goulding Lawrence Berkeley National
More informationTel: Fax:
B Tel: 78.39.4700 Fax: 78.46.33 SPECIFICATIONS (T A = +5 C, V+ = +5 V, V = V or 5 V, all voltages measured with respect to digital common, unless otherwise noted) AD57J AD57K AD57S Model Min Typ Max Min
More informationDevelopment of a 256-channel Time-of-flight Electronics System For Neutron Beam Profiling
JOURNAL OF L A TEX CLASS FILES, VOL. 14, NO. 8, AUGUST 2015 1 Development of a 256-channel Time-of-flight Electronics System For Neutron Beam Profiling Haolei Chen, Changqing Feng, Jiadong Hu, Laifu Luo,
More informationTHE 733 AS A LOW-INPUT-IMPEDANCE PREAMPLIFIER FOR CURRENT-DIVISION USE*
SLAC-PUB-2786 August 1981 (E) THE 733 AS A LOW-INPUT-IMPEDANCE PREAMPLIFIER FOR CURRENT-DIVISION USE* B. Gottschalk*>k Stanford Linear Accelerator Center Stanford University, Stanford, California 94305
More informationElectronic Instrumentation for Radiation Detection Systems
Electronic Instrumentation for Radiation Detection Systems January 23, 2018 Joshua W. Cates, Ph.D. and Craig S. Levin, Ph.D. Course Outline Lecture Overview Brief Review of Radiation Detectors Detector
More informationSilicon-Gate Switching Functions Optimize Data Acquisition Front Ends
Silicon-Gate Switching Functions Optimize Data Acquisition Front Ends AN03 The trend in data acquisition is moving toward ever-increasing accuracy. Twelve-bit resolution is now the norm, and sixteen bits
More informationModel 305 Synchronous Countdown System
Model 305 Synchronous Countdown System Introduction: The Model 305 pre-settable countdown electronics is a high-speed synchronous divider that generates an electronic trigger pulse, locked in time with
More informationVoltage-to-Frequency and Frequency-to-Voltage Converter ADVFC32
a FEATURES High Linearity 0.01% max at 10 khz FS 0.05% max at 100 khz FS 0.2% max at 500 khz FS Output TTL/CMOS Compatible V/F or F/V Conversion 6 Decade Dynamic Range Voltage or Current Input Reliable
More informationExperiment 10. The Speed of Light c Introduction Apparatus
Experiment 10 The Speed of Light c 10.1 Introduction In this experiment you will measure the speed of light, c. This is one of the most fundamental constants in physics, and at the same time the fastest
More informationQUICKSWITCH BASICS AND APPLICATIONS
QUICKSWITCH GENERAL INFORMATION QUICKSWITCH BASICS AND APPLICATIONS INTRODUCTION The QuickSwitch family of FET switches was pioneered in 1990 to offer designers products for high-speed bus connection and
More informationTAPR TICC Timestamping Counter Operation Manual. Introduction
TAPR TICC Timestamping Counter Operation Manual Revised: 23 November 2016 2016 Tucson Amateur Packet Radio Corporation Introduction The TAPR TICC is a two-channel timestamping counter ("TSC") implemented
More informationDISTRIBUTION STATEMENT A Approved for Public Release Distribution Unlimited. Serial No.: 09/ Filing Date: 08 February 2001 NOTICE
Serial No.: 09/778.950 Filing Date: 08 February 2001 Inventor: John F. Sealy NOTICE The above identified patent application is available for licensing. Requests for information should be addressed to:
More information1 Signals and systems, A. V. Oppenhaim, A. S. Willsky, Prentice Hall, 2 nd edition, FUNDAMENTALS. Electrical Engineering. 2.
1 Signals and systems, A. V. Oppenhaim, A. S. Willsky, Prentice Hall, 2 nd edition, 1996. FUNDAMENTALS Electrical Engineering 2.Processing - Analog data An analog signal is a signal that varies continuously.
More informationA STAND-ALONE BEAM STEERING AND PROFILE MONITOR* D. G. McShurley, G. Oxoby, S. Shapiro, Q. Trang, S. Williams
SLAC-PUB-2661 January 1981 (E/I/A) A STAND-ALONE BEAM STEERING AND PROFILE MONITOR* D. G. McShurley, G. Oxoby, S. Shapiro, Q. Trang, S. Williams Stanford Linear Accelerator Center, Stanford University,
More informationELT 215 Operational Amplifiers (LECTURE) Chapter 5
CHAPTER 5 Nonlinear Signal Processing Circuits INTRODUCTION ELT 215 Operational Amplifiers (LECTURE) In this chapter, we shall present several nonlinear circuits using op-amps, which include those situations
More informationAnalytical Chemistry II
Analytical Chemistry II L3: Signal processing (selected slides) Semiconductor devices Apart from resistors and capacitors, electronic circuits often contain nonlinear devices: transistors and diodes. The
More information1 Second Time Base From Crystal Oscillator
1 Second Time Base From Crystal Oscillator The schematic below illustrates dividing a crystal oscillator signal by the crystal frequency to obtain an accurate (0.01%) 1 second time base. Two cascaded 12
More informationThe Medipix3 Prototype, a Pixel Readout Chip Working in Single Photon Counting Mode with Improved Spectrometric Performance
26 IEEE Nuclear Science Symposium Conference Record NM1-6 The Medipix3 Prototype, a Pixel Readout Chip Working in Single Photon Counting Mode with Improved Spectrometric Performance R. Ballabriga, M. Campbell,
More informationINTEGRATED CIRCUITS. AN179 Circuit description of the NE Dec
TEGRATED CIRCUITS AN79 99 Dec AN79 DESCPTION The NE564 contains the functional blocks shown in Figure. In addition to the normal PLL functions of phase comparator, CO, amplifier and low-pass filter, the
More informationLM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13600 series consists of two current controlled transconductance amplifiers each with
More informationCHAPTER 6 DIGITAL INSTRUMENTS
CHAPTER 6 DIGITAL INSTRUMENTS 1 LECTURE CONTENTS 6.1 Logic Gates 6.2 Digital Instruments 6.3 Analog to Digital Converter 6.4 Electronic Counter 6.6 Digital Multimeters 2 6.1 Logic Gates 3 AND Gate The
More informationSemiconductor Detector Systems
Semiconductor Detector Systems Helmuth Spieler Physics Division, Lawrence Berkeley National Laboratory OXFORD UNIVERSITY PRESS ix CONTENTS 1 Detector systems overview 1 1.1 Sensor 2 1.2 Preamplifier 3
More informationHigh Current MOSFET Toggle Switch with Debounced Push Button
Set/Reset Flip Flop This is an example of a set/reset flip flop using discrete components. When power is applied, only one of the transistors will conduct causing the other to remain off. The conducting
More informationLow Cost 10-Bit Monolithic D/A Converter AD561
a FEATURES Complete Current Output Converter High Stability Buried Zener Reference Laser Trimmed to High Accuracy (1/4 LSB Max Error, AD561K, T) Trimmed Output Application Resistors for 0 V to +10 V, 5
More informationOPERATION OF A 100 MHz COUNT-RATE METER* Stanford Linear Accelerator Center Stanford University, Stanford, California ABSTRACT
I SLAC-PUB-661 September 1969 (E= I) OPERATION OF A 100 MHz COUNT-RATE METER* Jean-Louis Pellegrin Stanford Linear Accelerator Center Stanford University, Stanford, California 94305 ABSTRACT We present
More informationA Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker
A Prototype Amplifier-Discriminator Chip for the GLAST Silicon-Strip Tracker Robert P. Johnson Pavel Poplevin Hartmut Sadrozinski Ned Spencer Santa Cruz Institute for Particle Physics The GLAST Project
More informationStudy of the ALICE Time of Flight Readout System - AFRO
Study of the ALICE Time of Flight Readout System - AFRO Abstract The ALICE Time of Flight Detector system comprises about 176.000 channels and covers an area of more than 100 m 2. The timing resolution
More informationData Acquisition System for the Angra Project
Angra Neutrino Project AngraNote 012-2009 (Draft) Data Acquisition System for the Angra Project H. P. Lima Jr, A. F. Barbosa, R. G. Gama Centro Brasileiro de Pesquisas Físicas - CBPF L. F. G. Gonzalez
More informationAnalog-to-Digital-Converter User Manual
7070 Analog-to-Digital-Converter User Manual copyright FAST ComTec GmbH Grünwalder Weg 28a, D-82041 Oberhaching Germany Version 2.0, July 7, 2005 Software Warranty FAST ComTec warrants proper operation
More informationFeatures MIC1555 VS MIC1557 VS OUT 5
MIC555/557 MIC555/557 IttyBitty RC Timer / Oscillator General Description The MIC555 IttyBitty CMOS RC timer/oscillator and MIC557 IttyBitty CMOS RC oscillator are designed to provide rail-to-rail pulses
More informationApplication Note. Spacecraft Health Monitoring. Using. Analog Multiplexers and Temperature Sensors. Application Note AN /2/10
Application Note Spacecraft Health Monitoring Using Analog Multiplexers and emperature Sensors Application Note AN8500-4 12/2/10 Rev A Aeroflex Plainview Application Note Spacecraft Health Monitoring using
More informationElectronic Circuits EE359A
Electronic Circuits EE359A Bruce McNair B206 bmcnair@stevens.edu 201-216-5549 1 Memory and Advanced Digital Circuits - 2 Chapter 11 2 Figure 11.1 (a) Basic latch. (b) The latch with the feedback loop opened.
More informationCONVERTING 1524 SWITCHING POWER SUPPLY DESIGNS TO THE SG1524B
LINEAR INTEGRATED CIRCUITS PS-5 CONVERTING 1524 SWITCHING POWER SUPPLY DESIGNS TO THE SG1524B Stan Dendinger Manager, Advanced Product Development Silicon General, Inc. INTRODUCTION Many power control
More informationSingle Supply, Low Power, Triple Video Amplifier AD8013
a FEATURES Three Video Amplifiers in One Package Drives Large Capacitive Load Excellent Video Specifications (R L = 5 ) Gain Flatness. db to MHz.% Differential Gain Error. Differential Phase Error Low
More informationASTABLE MULTIVIBRATOR
555 TIMER ASTABLE MULTIIBRATOR MONOSTABLE MULTIIBRATOR 555 TIMER PHYSICS (LAB MANUAL) PHYSICS (LAB MANUAL) 555 TIMER Introduction The 555 timer is an integrated circuit (chip) implementing a variety of
More informationARTICLE IN PRESS. Nuclear Instruments and Methods in Physics Research A
Nuclear Instruments and Methods in Physics Research A 614 (2010) 308 312 Contents lists available at ScienceDirect Nuclear Instruments and Methods in Physics Research A journal homepage: www.elsevier.com/locate/nima
More informationCHAPTER 8 PHOTOMULTIPLIER TUBE MODULES
CHAPTER 8 PHOTOMULTIPLIER TUBE MODULES This chapter describes the structure, usage, and characteristics of photomultiplier tube () modules. These modules consist of a photomultiplier tube, a voltage-divider
More informationNIM INDEX. Attenuators. ADCs (Peak Sensing) Discriminators. Translators Analog Pulse Processors Amplifiers (Fast) Amplifiers (Spectroscopy)
NIM The NIM-Nuclear Instrumentation Module standard is a very popular form factor widely used in experimental Particle and Nuclear Physics setups. Defined the first time by the U.S. Atomic Energy Commission
More informationANALOG TO DIGITAL CONVERTER
Final Project ANALOG TO DIGITAL CONVERTER As preparation for the laboratory, examine the final circuit diagram at the end of these notes and write a brief plan for the project, including a list of the
More informationSG1524/SG2524/SG3524 REGULATING PULSE WIDTH MODULATOR DESCRIPTION FEATURES HIGH RELIABILITY FEATURES - SG1524 BLOCK DIAGRAM
SG54/SG54/SG54 REGULATING PULSE WIDTH MODULATOR DESCRIPTION This monolithic integrated circuit contains all the control circuitry for a regulating power supply inverter or switching regulator. Included
More informationINTEGRATED CIRCUITS. AN109 Microprocessor-compatible DACs Dec
INTEGRATED CIRCUITS 1988 Dec DAC products are designed to convert a digital code to an analog signal. Since a common source of digital signals is the data bus of a microprocessor, DAC circuits that are
More informationGATE: Electronics MCQs (Practice Test 1 of 13)
GATE: Electronics MCQs (Practice Test 1 of 13) 1. Removing bypass capacitor across the emitter leg resistor in a CE amplifier causes a. increase in current gain b. decrease in current gain c. increase
More informationA 4 Channel Waveform Sampling ASIC in 130 nm CMOS
A 4 Channel Waveform Sampling ASIC in 130 nm CMOS E. Oberla, H. Grabas, J.F. Genat, H. Frisch Enrico Fermi Institute, University of Chicago K. Nishimura, G. Varner University of Hawai I Large Area Picosecond
More informationImplications of Using kw-level GaN Transistors in Radar and Avionic Systems
Implications of Using kw-level GaN Transistors in Radar and Avionic Systems Daniel Koyama, Apet Barsegyan, John Walker Integra Technologies, Inc., El Segundo, CA 90245, USA Abstract This paper examines
More informationKLauS4: A Multi-Channel SiPM Charge Readout ASIC in 0.18 µm UMC CMOS Technology
1 KLauS: A Multi-Channel SiPM Charge Readout ASIC in 0.18 µm UMC CMOS Technology Z. Yuan, K. Briggl, H. Chen, Y. Munwes, W. Shen, V. Stankova, and H.-C. Schultz-Coulon Kirchhoff Institut für Physik, Heidelberg
More information(
AN INTRODUCTION TO CAMAC (http://www-esd.fnal.gov/esd/catalog/intro/introcam.htm) Computer Automated Measurement And Control, (CAMAC), is a modular data handling system used at almost every nuclear physics
More informationThe SOL-20 Computer s Cassette interface.
The SOL-20 Computer s Cassette interface. ( H. Holden. Dec. 2018 ) Introduction: The Cassette interface designed by Processor Technology (PT) for their SOL-20 was made to be compatible with the Kansas
More informationHIGH LOW Astable multivibrators HIGH LOW 1:1
1. Multivibrators A multivibrator circuit oscillates between a HIGH state and a LOW state producing a continuous output. Astable multivibrators generally have an even 50% duty cycle, that is that 50% of
More informationThe domino sampling chip: a 1.2 GHz waveform sampling CMOS chip
Nuclear Instruments and Methods in Physics Research A 420 (1999) 264 269 The domino sampling chip: a 1.2 GHz waveform sampling CMOS chip Christian Brönnimann *, Roland Horisberger, Roger Schnyder Swiss
More informationA Modular Readout System For A Small Liquid Argon TPC Carl Bromberg, Dan Edmunds Michigan State University
A Modular Readout System For A Small Liquid Argon TPC Carl Bromberg, Dan Edmunds Michigan State University Abstract A dual-fet preamplifier and a multi-channel waveform digitizer form the basis of a modular
More informationAssembly Manual Technical Data W Series Digital Pedals
Assembly Manual Technical Data W Series Digital Pedals AM 320 1st Edition (Part) Functional Description This chapter describes the operation of the electronics and it is intended for the interested reader
More informationINTEGRATED-CIRCUIT DISCRIMINATOR WITH lo-nsec PULSE PAIR RESOLUTION*
. INTEGRATED-CIRCUIT DISCRIMINATOR WITH lo-nsec PULSE PAIR RESOLUTION* SLAC-PUB-615 June 1969 (EXPI) A. Barna and E. L. Cisneros Stanford Linear Accelerator Center Stanford University, Stanford, California
More informationCOMPENDIUM OF FRONT-END ELECTRONICS
COMPENDIUM OF FRONT-END ELECTRONICS F. MESSI Division of Nuclear Physics, Lund University and European Spallation Source ERIC Lund, Sweden Email: francesco.messi@nuclear.lu.se Abstract Our world is changing
More informationThe Benefits of Photon Counting... Page -1- Pitfalls... Page -2- APD detectors... Page -2- Hybrid detectors... Page -4- Pitfall table...
The Benefits of Photon Counting......................................... Page -1- Pitfalls........................................................... Page -2- APD detectors..........................................................
More informationImplementation of A Nanosecond Time-resolved APD Detector System for NRS Experiment in HEPS-TF
Implementation of A Nanosecond Time-resolved APD Detector System for NRS Experiment in HEPS-TF LI Zhen-jie a ; MA Yi-chao c ; LI Qiu-ju a ; LIU Peng a ; CHANG Jin-fan b ; ZHOU Yang-fan a * a Beijing Synchrotron
More informationGA A23281 EXTENDING DIII D NEUTRAL BEAM MODULATED OPERATIONS WITH A CAMAC BASED TOTAL ON TIME INTERLOCK
GA A23281 EXTENDING DIII D NEUTRAL BEAM MODULATED OPERATIONS WITH A CAMAC BASED TOTAL ON TIME INTERLOCK by D.S. BAGGEST, J.D. BROESCH, and J.C. PHILLIPS NOVEMBER 1999 DISCLAIMER This report was prepared
More informationTransistor Design & Analysis (Inverter)
Experiment No. 1: DIGITAL ELECTRONIC CIRCUIT Transistor Design & Analysis (Inverter) APPARATUS: Transistor Resistors Connecting Wires Bread Board Dc Power Supply THEORY: Digital electronics circuits operate
More informationLM231A/LM231/LM331A/LM331 Precision Voltage-to-Frequency Converters
LM231A/LM231/LM331A/LM331 Precision Voltage-to-Frequency Converters General Description The LM231/LM331 family of voltage-to-frequency converters are ideally suited for use in simple low-cost circuits
More informationPA FAN PLATE ASSEMBLY 188D6127G1 SYMBOL PART NO. DESCRIPTION. 4 SBS /10 Spring nut. 5 19A702339P510 Screw, thread forming, flat head.
MAINTENANCE MANUAL 851-870 MHz, 110 WATT POWER AMPLIFIER 19D902797G5 TABLE OF CONTENTS Page DESCRIPTION.............................................. Front Page SPECIFICATIONS.................................................
More informationLM555 and LM556 Timer Circuits
LM555 and LM556 Timer Circuits LM555 TIMER INTERNAL CIRCUIT BLOCK DIAGRAM "RESET" And "CONTROL" Input Terminal Notes Most of the circuits at this web site that use the LM555 and LM556 timer chips do not
More informationHigh Speed, Precision Sample-and-Hold Amplifier AD585
a FEATURES 3.0 s Acquisition Time to 0.01% max Low Droop Rate: 1.0 mv/ms max Sample/Hold Offset Step: 3 mv max Aperture Jitter: 0.5 ns Extended Temperature Range: 55 C to +125 C Internal Hold Capacitor
More informationSupply Voltage Supervisor TL77xx Series. Author: Eilhard Haseloff
Supply Voltage Supervisor TL77xx Series Author: Eilhard Haseloff Literature Number: SLVAE04 March 1997 i IMPORTANT NOTICE Texas Instruments (TI) reserves the right to make changes to its products or to
More informationNATIONAL RADIO ASTRONOMY OBSERVATORY VERY LARGE ARRAY PROJECT CHARLOTTESVILLE, VIRGINIA. VLA ELECTRONICS MEMORANDUM NO.
NATIONAL RADIO ASTRONOMY OBSERVATORY VERY LARGE ARRAY PROJECT CHARLOTTESVILLE, VIRGINIA VLA ELECTRONICS MEMORANDUM NO. 132 January 1976 VARIABLE PHASE SAMPLER B. Mauzy and R. Escoffier I. OVERALL DESCRIPTION
More informationApplications of the LM392 Comparator Op Amp IC
Applications of the LM392 Comparator Op Amp IC The LM339 quad comparator and the LM324 op amp are among the most widely used linear ICs today. The combination of low cost, single or dual supply operation
More informationDifference between BJTs and FETs. Junction Field Effect Transistors (JFET)
Difference between BJTs and FETs Transistors can be categorized according to their structure, and two of the more commonly known transistor structures, are the BJT and FET. The comparison between BJTs
More informationAND ITS APPLICATIONS M.C.SHARMA
AND ITS APPLICATIONS M.C.SHARMA 555 TIMER AND ITS APPLICATIONS BY M. C. SHARMA, M. Sc. PUBLISHERS: BUSINESS PROMOTION PUBLICATIONS 376, Lajpat Rai Market, Delhi-110006 By the same author Transistor Novelties
More informationTMC Channel CAMAC Multi-Hit TDC. Module Manual
TMC1004 32-Channel CAMAC Multi-Hit TDC Module Manual (Rev.1.0 Mar. 19, 1991) Rev.1.5 Aug. 3, 1993 Prepared by Y. Arai KEK, National Laboratory for High Energy Physics 1-1 Oho, Tsukuba, Ibaraki, Japan Tel
More informationFast IC Power Transistor with Thermal Protection
Fast IC Power Transistor with Thermal Protection Introduction Overload protection is perhaps most necessary in power circuitry. This is shown by recent trends in power transistor technology. Safe-area,
More information4413 UPDATING PROGRAMMABLE DISCRIMINATOR 4415A NON-UPDATING PROGRAMMABLE DISCRIMINATOR
TECHNICAL DATA 4413 UPDATING PROGRAMMABLE DISCRIMINATOR 4415A NON-UPDATING PROGRAMMABLE DISCRIMINATOR CAMAC Packaging 16 Inputs Per Module ECLine Compatible Adjustable Output Widths Remote or Local Threshold
More informationMODEL 3412/3412E. 16-CHANNEL, 200 MHz CAMAC DISCRIMINATOR
OPERATOR'S MANUAL MODEL 3412/3412E 16-CHANNEL, 200 MHz CAMAC DISCRIMINATOR PRELIMINARY February 1997 (ECO 1206,1207) 1 Innovators in Instrumentation Corporate Headquarters 700 Chestnut Ridge Road Chestnut
More informationTesting the Electronics for the MicroBooNE Light Collection System
Testing the Electronics for the MicroBooNE Light Collection System Kathleen V. Tatem Nevis Labs, Columbia University & Fermi National Accelerator Laboratory August 3, 2012 Abstract This paper discusses
More informationKH103 Fast Settling, High Current Wideband Op Amp
KH103 Fast Settling, High Current Wideband Op Amp Features 80MHz full-power bandwidth (20V pp, 100Ω) 200mA output current 0.4% settling in 10ns 6000V/µs slew rate 4ns rise and fall times (20V) Direct replacement
More informationPhysics 335 Lab 1 Intro to Digital Logic
Physics 33 Lab 1 Intro to Digital Logic We ll be introducing you to digital logic this quarter. Some things will be easier for you than analog, some things more difficult. Digital is an all together different
More informationLogarithmic Circuits
by Kenneth A. Kuhn March 24, 2013 A log converter is a circuit that converts an input voltage to an output voltage that is a logarithmic function of the input voltage. Computing the logarithm of a signal
More informationHigh Speed PWM Controller
High Speed PWM Controller application INFO available FEATURES Compatible with Voltage or Current Mode Topologies Practical Operation Switching Frequencies to 1MHz 50ns Propagation Delay to Output High
More informationCAFE: User s Guide, Release 0 26 May 1995 page 18. Figure 13. Calibration network schematic. p-strip readout IC
CAFE: User s Guide, Release 0 26 May 1995 page 18 Figure 13. Calibration network schematic. p-strip readout IC CAFE: User s Guide, Release 0 26 May 1995 page 17 Figure 12. Calibration network schematic.
More informationAnalog I/O. ECE 153B Sensor & Peripheral Interface Design Winter 2016
Analog I/O ECE 153B Sensor & Peripheral Interface Design Introduction Anytime we need to monitor or control analog signals with a digital system, we require analogto-digital (ADC) and digital-to-analog
More informationCreating an Audio Integrator
Creating an Audio Integrator Matt McMahon August 22, 2008 University of Chicago Summer 2008 REU Advisor: Henry Frisch Particle detectors play a very important role in high energy physics. In this paper
More informationUniversity of California at Berkeley Donald A. Glaser Physics 111A Instrumentation Laboratory
Published on Instrumentation LAB (http://instrumentationlab.berkeley.edu) Home > Lab Assignments > Digital Labs > Digital Circuits II Digital Circuits II Submitted by Nate.Physics on Tue, 07/08/2014-13:57
More informationMIC2291. General Description. Features. Applications. Typical Application. 1.2A PWM Boost Regulator Photo Flash LED Driver
1.2A PWM Boost Regulator Photo Flash LED Driver General Description The is a 1.2MHz Pulse Width Modulation (PWM), boost-switching regulator that is optimized for high-current, white LED photo flash applications.
More informationScintillators as an external trigger for cathode strip chambers
Scintillators as an external trigger for cathode strip chambers J. A. Muñoz Department of Physics, Princeton University, Princeton, NJ 08544 An external trigger was set up to test cathode strip chambers
More informationOBSOLETE. Digitally Programmable Delay Generator AD9501
a FEATURES Single 5 V Supply TTL- and CMOS-Compatible 10 ps Delay Resolution 2.5 ns to 10 s Full-Scale Range Maximum Trigger Rate 50 MHz APPLICATIONS Disk Drive Deskewing Data Communications Test Equipment
More informationCMOS Schmitt Trigger A Uniquely Versatile Design Component
CMOS Schmitt Trigger A Uniquely Versatile Design Component INTRODUCTION The Schmitt trigger has found many applications in numerous circuits, both analog and digital. The versatility of a TTL Schmitt is
More informationAnalog Peak Detector and Derandomizer
Analog Peak Detector and Derandomizer G. De Geronimo, A. Kandasamy, P. O Connor Brookhaven National Laboratory IEEE Nuclear Sciences Symposium, San Diego November 7, 2001 Multichannel Readout Alternatives
More informationPhysics Experiment N -17. Lifetime of Cosmic Ray Muons with On-Line Data Acquisition on a Computer
Introduction Physics 410-510 Experiment N -17 Lifetime of Cosmic Ray Muons with On-Line Data Acquisition on a Computer The experiment is designed to teach the techniques of particle detection using scintillation
More informationDC Link. Charge Controller/ DC-DC Converter. Gate Driver. Battery Cells. System Controller
Integrate Protection with Isolation In Home Renewable Energy Systems Whitepaper Home energy systems based on renewable sources such as solar and wind power are becoming more popular among consumers and
More informationPOWER SUPPLY CIRCUITS HEAD FOR SIMPLICITY BY INTEGRATION
LINEAR INTEGRATED CIRCUITS PS-10 POWER SUPPLY CIRCUITS HEAD FOR SIMPLICITY BY INTEGRATION Stan Dendinger Manager, Advanced Product Development Silicon General, Inc. SUMMARY The benefits obtained from switching
More informationPerformance of the Prototype NLC RF Phase and Timing Distribution System *
SLAC PUB 8458 June 2000 Performance of the Prototype NLC RF Phase and Timing Distribution System * Josef Frisch, David G. Brown, Eugene Cisneros Stanford Linear Accelerator Center, Stanford University,
More informationCHAPTER 4: 555 TIMER. Dr. Wan Mahani Hafizah binti Wan Mahmud
CHAPTE 4: 555 TIME Dr. Wan Mahani Hafizah binti Wan Mahmud 555 TIME Introduction Pin configuration Basic architecture and operation Astable Operation Monostable Operation Timer in Triggering Circuits 555
More informationNTE7132 Integrated Circuit Horizontal and Vertical Deflection Controller for VGA/XGA and Multi Frequency Monitors
NTE7132 Integrated Circuit Horizontal and Vertical Deflection Controller for VGA/XGA and Multi Frequency Monitors Description: The NTE7132 is an integrated circuit in a 20 Lead DIP type package. This device
More informationChapter 2 Analog-to-Digital Conversion...
Chapter... 5 This chapter examines general considerations for analog-to-digital converter (ADC) measurements. Discussed are the four basic ADC types, providing a general description of each while comparing
More information8-Bit A/D Converter AD673 REV. A FUNCTIONAL BLOCK DIAGRAM
a FEATURES Complete 8-Bit A/D Converter with Reference, Clock and Comparator 30 s Maximum Conversion Time Full 8- or 16-Bit Microprocessor Bus Interface Unipolar and Bipolar Inputs No Missing Codes Over
More informationAN increasing number of video and communication applications
1470 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 32, NO. 9, SEPTEMBER 1997 A Low-Power, High-Speed, Current-Feedback Op-Amp with a Novel Class AB High Current Output Stage Jim Bales Abstract A complementary
More informationExperiment 1: Instrument Familiarization (8/28/06)
Electrical Measurement Issues Experiment 1: Instrument Familiarization (8/28/06) Electrical measurements are only as meaningful as the quality of the measurement techniques and the instrumentation applied
More informationThermocouple Conditioner and Setpoint Controller AD596*/AD597*
a FEATURES Low Cost Operates with Type J (AD596) or Type K (AD597) Thermocouples Built-In Ice Point Compensation Temperature Proportional Operation 10 mv/ C Temperature Setpoint Operation ON/OFF Programmable
More information