Efficiency Improvement of Differential Drive Rectifier for Wireless Power Transfer Applications

Size: px
Start display at page:

Download "Efficiency Improvement of Differential Drive Rectifier for Wireless Power Transfer Applications"

Transcription

1 2016 7th International Conference on Intelligent Systems, Modelling and Simulation Efficiency Improvement of Differential Drive Rectifier for Wireless Power Transfer Applications Manal Mahmoud 1, Adel B. Abdel-Rahman 1, 2, Mohamed Abbas 1, 3, Ahmed Allam 1, H. Jia 1, 4 and R. K. Pokharel 4 1 Electronics and Communications Engineering Department, 1 Egypt-Japan University of Science and Technology, Alexandria, Egypt, 2 Faculty of Engineering, South Valley University, Qena, Egypt, 3 Faculty of Engineering, Assiut University, Assiut, Egypt, 4 Kyushu University, Fukuoka, Japan manal.mahmoud@ejust.edu.eg, adel.bedair@ejust.edu.eg, mohamed.abdelhamed@ejust.edu.eg, aallam@ualberta.ca, htjia@ed.kyushu-u.ac.jp, pokharel@ed.kyushu-u.ac.jp Abstract In this paper, the power conversion efficiency of a 0.18 µm CMOS differential drive () full-wave rectifier was improved by optimization technique of the rectifier. The optimized rectifier achieves 83.3 % power conversion efficiency (PCE) at dbm input power, with an input RF of 953 MHz and 0.6 V peak sinusoidal signal. The voltage conversion ratio becomes 72.3 % at -13 dbm input power. The output average voltage equals 0.4 V at peak input voltage 0.6 V, whereas the conventional rectifier achieves PCE = 75.4 % at an RF input power Pin = dbm and output average voltage of 0.15 V at the same peak input voltage. The optimized rectifier is suitable for such applications that require minimum RF input power as UHF RFID tag and implantable medical devices (IMDs). Keywords CMOS differential drive, rectifier, power conversion efficiency, voltage conversion ratio, implantable medical devices I. INTRODUCTION There has been a considerable interest in the development of wireless power transfer systems, since their applications are numerous and varied such as implantable medical devices (IMDs) [1], [2], wireless sensor networks and RFIDs [3], [4], [5]. RF energy harvesting is one of the well known methods of wireless power extraction [4]. Fig. 1 shows a simple module of RF energy harvesting system [6]. The main block of energy harvester is the rectifier as it converts the ambient radio frequency (RF) power to direct current (dc). Recent studies of RF to DC rectifier are focused on many issues among them improvement of both power conversion efficiency (PCE) and voltage conversion ratio (VCR) with acceptable minimum input power [7], [8], [9]. The PCE of a CMOS rectifier can be improved by increasing the MOS transistors size (W/L) [10], which in turn reduces the equivalent input impedance of the rectifier and decreases the charging time of load capacitor, hence the speed of switching action will be raised [9]. There are different configurations for the conventional rectifier circuits. The basic rectifier architecture is based on Schottky diode [11] with a small barrier voltage of 0.2V to 0.3V. This type of rectifier exhibits large DC output voltage. But its manufacturing cost is very expensive, and it is not available in standard CMOS process [5]. Diode-connected load CMOS transistors are used to mimic the role of Schottky diode in rectifier circuits [12]. The DC output voltage is produced by subtracting the CMOS transistors threshold voltages from the low input voltage which limits the PCE. To address this issue, Kotani et. al, introduced a rectifier called self-vthcancellation (SVC) [13], [14]. In this technique, the gatesource voltage of NMOS and PMOS are provided by the DC output voltage. It has cons that there is no way to control the voltage at the gates of the MOS devices. Once the output amplitude exceeds threshold voltage of the devices, they turn on at the same time causing very high leakage currents. The SVC rectifier was designed and fabricated in 0.35µm CMOS 2P3M technology [13], [14] and exhibited a peak PCE of 32% at -10dBm of input power. A new CMOS full wave rectifier designated for IMDs was developed by [15]. It uses bootstrapped capacitors to reduce the effective threshold voltage of selected MOS switches. This rectifier achieved higher power efficiency over a wide range of input peak amplitude higher than 0.8V. But this range of input voltages is very large compared to requirements of micro-power applications. Besides, the author neglected the body effects of MOS devices resulting from different bulk biasing. A cross-connected differential drive rectifier () accomplished power conversion efficiency PCE of 67.5% at an RF input power -12.5dBm in TSMC 0.18µm CMOS process [11], [12]. The peak output voltage of the circuit is obtained by subtracting the drain to source voltage of MOS transistor from input voltage amplitude instead of threshold voltage. The pros and cons of those different RF to DC rectifier topologies were presented, compared and designed in a 65 nm CMOS process [4]. The differential drive () topology has the best maximum PCE. It was about 65% while the SVC technique was 46.7% and the MOS diode topology was 51%. It is obvious that the required range of RF input power for turning on the rectifier varies according to the application that uses this power. The maximum RF input power limitation of medical devices decided to 25µwatt (-16dBm) [16]. The tag power of RFID generally varies from 10µW (-20dBm) to 100µW (-10dBm) [17]. Accordingly, the configuration was optimized for an RF input power rang from -20dBm to -10dBm. The scope of this study is to improve both PCE and VCR of the conventional and to lower its RF input power to be suitable for applications as implantable medical devices IMDs and RFIDs. To achieve those goals; an optimization procedure by Agilent ADS (Advanced Design system) software has been used. In this paper two rectifying circuits are presented, the conventional circuit [17] and the original one with a modified circuit parameters. The paper is organized as follows: The conventional basic principle /16 $ IEEE DOI /ISMS

2 and its simulated results are provided in section II. Section III shows the simulation results of optimization of the rectifier. Finally conclusion is represented in section IV. II. STUDYING CONVENTIONAL CIRCUIT A. Rectifier Basic Operation The conventional circuit is shown in Fig.2. It has differential input voltage as in (1). The differential input voltage is applied across two points Vina and Vinb. It has amplitude (Vmax) and frequency (Fre) as seen in (2) [9]. The circuit consists of four transistors, two PMOS-devices (Mp1, Mp2) and two NMOS transistors (Mn1, Mn2). At positive half cycle of input voltage signal, when Vmax > 0, both Mp1 and Mn2 turn on as soon as Vmax reaches the threshold voltages of those devices. At the same time transistors Mp2 and Mn1 operate into sub-threshold region. The pulsating DC output voltage is given by subtracting the drain to source voltages of both Mn2 and Mp1 from the peak input voltage, and vice versa for negative half cycle. Figure 2. Differential drive CMOS rectifier circuit [17] (1) (2) B. Simulation Results of The circuit is simulated by the ADS software. The input current and the voltage waveforms of internal RF nodes (Vx, Vy) and output voltage are shown in Fig.3. The PCE of a rectifier is controlled by several parameters such as circuit topology, input signal voltage (frequency, amplitude) CMOS device parameters (width, length), and circuit components values such as coupling capacitors, output load resistor and load capacitor. Therefore, the dependence of the PCE of the rectifier on parameters was extracted using simulation as shown in Fig.4. Fig.4b shows the inverse relation between the PCE and the input signal frequency. It is seen from Fig.4c that the PCE can be increased by getting higher load resistor. The VCR is defined as the ratio of the average output voltage to the peak input voltage. Both the voltage conversion ratio VCR and the output average voltage of the conventional are drawn in Fig.5. Figure 3. : Input current waveform Iin (µa) Voltage waveforms of internal RF nodes and output voltage (V) Figure 1. Simple RF energy harvesting module [6] 436

3 values of circuit parameters of both conventional and optimized are presented in table I. Performance comparison between the conventional and the optimized is shown in table II. The input current and the output voltage waveforms are shown in Fig.6. The reliance of PCE on different parameters is shown in Fig.7. The voltage conversion ratio and the average output voltage are also improved to higher value at lower RF input power as described in Fig.8. TABLE I. VALUES OF CIRCUIT PARAMETERS OF THE CONVENTIONAL AND THE OPTIMIZED (c) Figure 4. : PCE (%) versus RF input power Pin (dbm) Varying PCE (%) with frequency Fre (c) Varying PCE (%) with load resistor Rload (KOhm) Circuit Parameters Circuit Parameters Vma x (V) Fre (MHz) Wp Wn Ccoup1 (pf) L Rload (KOhm) CL (pf) Ccoup 2 (pf) TABLE II. PERFORMANCE COMPARISON BETWEEN THE CONVENTIONAL AND THE OPTIMIZED Simulation Result Steady State Time (nsec) Iin (peak) Vmax (V) Vout Vmax (V) Simulation Result PCE Pin (dbm) @ VCR Pin (dbm) Vout_avg Vmax (V) Zin (Ohm) Figure 5. : VCR (%) versus RF input power Pin (dbm) Output average voltage Vout_avg (V) versus input peak voltage Vmax (V)) III. SIMULATION RESULTS OF OPTIMIZED RECTIFIER The proposed in [17] is optimized and simulated in TSMC 0.18µm technology using ADS software. The 437

4 Fig.6. : Input current waveform Voltage waveforms of internal RF nodes and output voltage at Vmax=0.6V Figure 8. : VCR (%) versus RF input power (dbm) Average output voltage Vout_avg (V) versus peak input voltage. IV.CONCLUSION This paper presented an optimization technique to improve the rectifier PCE. The circuit was simulated using TSMC 0.18 µm CMOS technology. It was found that the rectifier PCE depends on many parameters such as transistor size, coupling capacitors, and input signal frequency. The optimized circuit shows that the PCE has increased to 83.3 % at 16 dbm input power. The VCR reaches 72 % at Pin = -13 dbm and the output average voltage equals 0.4 V at a peak input voltage of 0.6 V whereas the conventional rectifier gives PCE = 75 % at RF input power Pin = dbm and the output average voltage equals 0.15 V at the same peak input voltage. The input impedance magnitude changes from 103 Ohm to 4.4 Ohm at an input power Pin = -16 dbm. Therefore, the optimized rectifier is suitable for such applications that require minimum RF input power as UHF RFID tag and implantable medical devices (IMDs). REFERENCES Figure7. : PCE (%) versus RF input power (dbm) Varying PCE (%) with load resistor Rload (KOhm) [1] Q. Li, J. Wang, and Y. Inoue, A high efficiency CMOS rectifier with ON-OFF response compensation for wireless power transfer in biomedical applications, 2014 Int. Symp. Integr. Circuits, pp , [2] M. Ouda and M. Arsalan, 5.2-GHz RF Power Harvester in 0.18-µm CMOS for Implantable Intraocular Pressure Monitoring, IEEE Trans. Microw. Theory Tech., vol. 61, no. 5, pp , [3] M. Zargham and P. G. Gulak, High-efficiency CMOS rectifier for fully integrated mw wireless power transfer, ISCAS IEEE Int. Symp. Circuits Syst., pp , [4] H. Dai, Y. Lu, M.-K. Law, Sai-Weng Sin, U. Seng-Pan, and R. P. Martins, A review and design of the on-chip rectifiers for RF energy harvesting, 2015 IEEE Int. Wirel. Symp. (IWS 2015), pp. 1 4, [5] C.-C. Y. Yuh-Shyan Hwang, Chia-Cheng Lei, Yao-Wei Yang, Jiann- Jong Chen, A MHz Low-Voltage and Low-Control-Loss RF-DC Rectifier Utilizing a Reducing Reverse Loss Technique, IEEE Trans. Power Electron., vol. 29, no. 12, pp , [6] T. Taris, V. Vigneras, and L. Fadel, A 900MHz RF energy harvesting module, New Circuits Syst. Conf. (NEWCAS),IEEE 10th Int., pp , [7] C. Felini, M. Merenda, and F. G. Della Corte, Dynamic impedance matching network for RF energy harvesting systems, RFID Technology and Applications Conference (RFID-TA), 2014 IEEE. pp ,

5 [8] N. Shariati, W. S. T. Rowe, J. R. Scott, and K. Ghorbani, Multi-Service Highly Sensitive Rectifier for Enhanced RF Energy Scavenging, Sci. Rep., vol. 5, p. 9655, [9] H. Liu, R. Vaddi, S. Datta, and V. Narayanan, Tunnel FET - based Ultra-Low Power, High - Sensitivity UHF RFID Rectifier, Proc Int. Symp. Low Power Electron. Des., pp , [10] C. Paper, M. Azril, A. Raop, U. Teknologi, R. Radzuan, M. Khairul, and M. Salleh, CADENCE simulation studies on the effect of transistor width size on internal resistance in CMOS rectifier using two PMOS and NMOS, no. SEPTEMBER, [11] J. Lee Wardlaw, S. Member, and I. Karılayan, Self-Powered Rectifier for Energy Harvesting Applications, IEEE J. Emerg. Sel. Top. CIRCUITS Syst., vol. 1, no. 3, pp , [12] M. Usami, A. Sato, K. Sameshima, K. Watanabe, H. Yoshigi, and R. Imura, Powder LSI: an ultra small RF identification chip for individual recognition applications, 2003 IEEE Int. Solid-State Circuits Conf Dig. Tech. Pap. ISSCC., vol. 21, no. 6, pp , [13] K. Kotani and T. Ito, High efficiency CMOS rectifier circuits for UHF RFIDs using Vth cancellation techniques, ASICON Proc th IEEE Int. Conf. ASIC, pp , [14] K. Kotani and T. Ito, High efficiency CMOS rectifier circuit with self- Vth-cancellation and power regulation functions for UHF RFIDs, 2007 IEEE Asian Solid-State Circuits Conf. A-SSCC, pp , [15] S. S. Hashemi, M. Sawan, and Y. Savaria, A High-Efficiency Low- Voltage CMOS Rectifier for Harvesting Energy in Implantable Devices, vol. 6, no. 4, pp , [16] D. Campolo, New Developments in Biomedical Engineering. In-Teh, [17] K. Kotani, A. Sasaki, and T. Ito, High-efficiency differential-drive CMOS rectifier for UHF RFIDs, IEEE J. Solid-State Circuits, vol. 44, no. 11, pp ,

Copyright notice. This paper is a Postprint version of the paper

Copyright notice. This paper is a Postprint version of the paper Copyright notice This paper is a Postprint version of the paper Cavalheiro, D.; Moll, F.; Valtchev, S., "A battery-less, self-sustaining RF energy harvesting circuit with TFETs for µw power applications,"

More information

DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP

DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP DESIGN AND ANALYSIS OF LOW POWER CHARGE PUMP CIRCUIT FOR PHASE-LOCKED LOOP 1 B. Praveen Kumar, 2 G.Rajarajeshwari, 3 J.Anu Infancia 1, 2, 3 PG students / ECE, SNS College of Technology, Coimbatore, (India)

More information

High-efficiency Rectifier for Passive RF Energy Harvesting Devices. Yuchen Wang, Xiaohong Peng, Ligang Hou, Shuqin Geng

High-efficiency Rectifier for Passive RF Energy Harvesting Devices. Yuchen Wang, Xiaohong Peng, Ligang Hou, Shuqin Geng Advances in Engineering Research (AER), volume 82 2016 International Conference on Engineering and Advanced Technology (ICEAT-16) High-efficiency Rectifier for Passive RF Energy Harvesting Devices Yuchen

More information

A 33.3% Power Efficiency RF Energy Harvester with -25 dbm Sensitivity using Threshold Compensation Scheme

A 33.3% Power Efficiency RF Energy Harvester with -25 dbm Sensitivity using Threshold Compensation Scheme A 33.3% Power Efficiency RF Energy Harvester with -25 dbm Sensitivity using Threshold Scheme Danial Khan 1, Hamed Abbasizadeh, Zaffar Hayat Nawaz Khan and Kang Yoon Lee a School of Information and Communication

More information

Study on High Efficiency CMOS Rectifiers for Energy Harvesting and Wireless Power Transfer Systems

Study on High Efficiency CMOS Rectifiers for Energy Harvesting and Wireless Power Transfer Systems Waseda University Doctoral Dissertation Study on High Efficiency CMOS Rectifiers for Energy Harvesting and Wireless Power Transfer Systems Qiang LI Graduate School of Information, Production and Systems

More information

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5

ISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5 20.5 An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13µm CMOS with 400mV Supply and an Integrated Passive RX Front-End Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera,

More information

A HIGH-EFFICIENT LOW-VOLTAGE RECTIFIER FOR CMOS TECHNOLOGY. Waldemar Jendernalik, Jacek Jakusz, Grzegorz Blakiewicz, Miron Kłosowski

A HIGH-EFFICIENT LOW-VOLTAGE RECTIFIER FOR CMOS TECHNOLOGY. Waldemar Jendernalik, Jacek Jakusz, Grzegorz Blakiewicz, Miron Kłosowski Metrol. Meas. Syst., Vol. 23 (2016), No. 2, pp. 261 268. METROLOGY AND MEASUREMENT SYSTEMS Index 330930, ISSN 0860-8229 www.metrology.pg.gda.pl A HIGH-EFFICIENT LOW-VOLTAGE RECTIFIER FOR CMOS TECHNOLOGY

More information

A MHz AC-DC Rectifier Circuit for Radio Frequency Energy Harvesting

A MHz AC-DC Rectifier Circuit for Radio Frequency Energy Harvesting A 9-24 MHz AC-DC Rectifier Circuit for Radio Frequency Energy Harvesting M.A. Rosli 1,*, S.A.Z. Murad 1, and R.C. Ismail 1 1 School of Microelectronic Engineering, Universiti Malaysia Perlis, Arau, Perlis,

More information

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications

1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications 1P6M 0.18-µm Low Power CMOS Ring Oscillator for Radio Frequency Applications Ashish Raman and R. K. Sarin Abstract The monograph analysis a low power voltage controlled ring oscillator, implement using

More information

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity

Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Low-Power RF Integrated Circuit Design Techniques for Short-Range Wireless Connectivity Marvin Onabajo Assistant Professor Analog and Mixed-Signal Integrated Circuits (AMSIC) Research Laboratory Dept.

More information

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT

LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT Progress In Electromagnetics Research C, Vol. 17, 29 38, 2010 LINEARITY IMPROVEMENT OF CASCODE CMOS LNA USING A DIODE CONNECTED NMOS TRANSISTOR WITH A PARALLEL RC CIRCUIT C.-P. Chang, W.-C. Chien, C.-C.

More information

RF Energy Harvesting for Implantable ICs with On-chip Antenna

RF Energy Harvesting for Implantable ICs with On-chip Antenna University of Central Florida Electronic Theses and Dissertations Masters Thesis (Open Access) RF Energy Harvesting for Implantable ICs with On-chip Antenna 2014 Yu-Chun Liu University of Central Florida

More information

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation

A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement and Noise Cancellation 2017 International Conference on Electronic, Control, Automation and Mechanical Engineering (ECAME 2017) ISBN: 978-1-60595-523-0 A Low Power Single Ended Inductorless Wideband CMOS LNA with G m Enhancement

More information

An Implantable Cardiovascular Pressure Monitoring System with On-chip Antenna and RF Energy Harvesting

An Implantable Cardiovascular Pressure Monitoring System with On-chip Antenna and RF Energy Harvesting An Implantable Cardiovascular Pressure Monitoring System with On-chip Antenna and RF Energy Harvesting Yu-Chun Liu Jiann-Shiun Yuan Ekavut Kritchanchai Department of Electrical Engineering and Computer

More information

Int. J. Electron. Commun. (AEU)

Int. J. Electron. Commun. (AEU) Int. J. Electron. Commun. (AEÜ) 64 (2010) 978 -- 982 Contents lists available at ScienceDirect Int. J. Electron. Commun. (AEU) journal homepage: www.elsevier.de/aeue LETTER Linearization technique using

More information

ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7

ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 ISSCC 2004 / SESSION 15 / WIRELESS CONSUMER ICs / 15.7 15.7 A 4µA-Quiescent-Current Dual-Mode Buck Converter IC for Cellular Phone Applications Jinwen Xiao, Angel Peterchev, Jianhui Zhang, Seth Sanders

More information

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation

Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Highly linear common-gate mixer employing intrinsic second and third order distortion cancellation Mahdi Parvizi a), and Abdolreza Nabavi b) Microelectronics Laboratory, Tarbiat Modares University, Tehran

More information

Energy harvesting applications for Low Voltage Dynamic CTS CMOS Charge Pump Keshav Thakur 1, Mrs. Amandeep Kaur 2 1,2

Energy harvesting applications for Low Voltage Dynamic CTS CMOS Charge Pump Keshav Thakur 1, Mrs. Amandeep Kaur 2 1,2 Energy harvesting applications for Low Dynamic CTS CMOS Charge Pump Keshav Thakur 1, Mrs. Amandeep Kaur 2 1,2 Department of Electronics and communication Engineering, Punjabi University, Patiala, Punjab,

More information

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design

Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design 2016 International Conference on Information Technology Design of High Gain and Low Noise CMOS Gilbert Cell Mixer for Receiver Front End Design Shasanka Sekhar Rout Department of Electronics & Telecommunication

More information

A Low Start up Voltage Charge Pump for Thermoelectric Energy Scavenging

A Low Start up Voltage Charge Pump for Thermoelectric Energy Scavenging A Low Start up Voltage harge Pump for Thermoelectric Energy Scavenging S. Abdelaziz, A. Emira, A. G. Radwan, A. N. Mohieldin, A. M. Soliman Faculty of Engineering, airo University aemira@ieee.org Abstract

More information

Keywords Divide by-4, Direct injection, Injection locked frequency divider (ILFD), Low voltage, Locking range.

Keywords Divide by-4, Direct injection, Injection locked frequency divider (ILFD), Low voltage, Locking range. Volume 6, Issue 4, April 2016 ISSN: 2277 128X International Journal of Advanced Research in Computer Science and Software Engineering Research Paper Available online at: www.ijarcsse.com Design of CMOS

More information

CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application

CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application CMOS Instrumentation Amplifier with Offset Cancellation Circuitry for Biomedical Application Author Mohd-Yasin, Faisal, Yap, M., I Reaz, M. Published 2006 Conference Title 5th WSEAS Int. Conference on

More information

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible

Due to the absence of internal nodes, inverter-based Gm-C filters [1,2] allow achieving bandwidths beyond what is possible A Forward-Body-Bias Tuned 450MHz Gm-C 3 rd -Order Low-Pass Filter in 28nm UTBB FD-SOI with >1dBVp IIP3 over a 0.7-to-1V Supply Joeri Lechevallier 1,2, Remko Struiksma 1, Hani Sherry 2, Andreia Cathelin

More information

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell

Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell 1 Quadrature GPS Receiver Front-End in 0.13μm CMOS: The QLMV cell Yee-Huan Ng, Po-Chia Lai, and Jia Ruan Abstract This paper presents a GPS receiver front end design that is based on the single-stage quadrature

More information

Long Range Passive RF-ID Tag With UWB Transmitter

Long Range Passive RF-ID Tag With UWB Transmitter Long Range Passive RF-ID Tag With UWB Transmitter Seunghyun Lee Seunghyun Oh Yonghyun Shim seansl@umich.edu austeban@umich.edu yhshim@umich.edu About RF-ID Tag What is a RF-ID Tag? An object for the identification

More information

A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications

A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications A low-variation on-resistance CMOS sampling switch for high-speed high-performance applications MohammadReza Asgari 1 and Omid Hashemipour 2a) 1 Microelectronic Lab, Shahid Beheshti University, G. C. Tehran,

More information

CMOS fast-settling time low pass filter associated with voltage reference and current limiter for low dropout regulator

CMOS fast-settling time low pass filter associated with voltage reference and current limiter for low dropout regulator CMOS fast-settling time low pass filter associated with voltage reference and current limiter for low dropout regulator Wonseok Oh a), Praveen Nadimpalli, and Dharma Kadam RF Micro Devices Inc., 6825 W.

More information

Design and Analysis of High Gain Differential Amplifier Using Various Topologies

Design and Analysis of High Gain Differential Amplifier Using Various Topologies Design and Analysis of High Gain Amplifier Using Various Topologies SAMARLA.SHILPA 1, J SRILATHA 2 1Assistant Professor, Dept of Electronics and Communication Engineering, NNRG, Ghatkesar, Hyderabad, India.

More information

A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor

A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor LETTER IEICE Electronics Express, Vol.9, No.24, 1842 1848 A 2.4 GHz to 3.86 GHz digitally controlled oscillator with 18.5 khz frequency resolution using single PMOS varactor Yangyang Niu, Wei Li a), Ning

More information

A 3 8 GHz Broadband Low Power Mixer

A 3 8 GHz Broadband Low Power Mixer PIERS ONLINE, VOL. 4, NO. 3, 8 361 A 3 8 GHz Broadband Low Power Mixer Chih-Hau Chen and Christina F. Jou Institute of Communication Engineering, National Chiao Tung University, Hsinchu, Taiwan Abstract

More information

International Journal of Pure and Applied Mathematics

International Journal of Pure and Applied Mathematics Volume 118 No. 0 018, 4187-4194 ISSN: 1314-3395 (on-line version) url: http://www.ijpam.eu ijpam.eu A 5- GHz CMOS Low Noise Amplifier with High gain and Low power using Pre-distortion technique A.Vidhya

More information

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004

Designing a 960 MHz CMOS LNA and Mixer using ADS. EE 5390 RFIC Design Michelle Montoya Alfredo Perez. April 15, 2004 Designing a 960 MHz CMOS LNA and Mixer using ADS EE 5390 RFIC Design Michelle Montoya Alfredo Perez April 15, 2004 The University of Texas at El Paso Dr Tim S. Yao ABSTRACT Two circuits satisfying the

More information

Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing

Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing N.Rajini MTech Student A.Akhila Assistant Professor Nihar HoD Abstract This project presents two original implementations

More information

A HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES

A HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES A HIGH EFFICIENCY CHARGE PUMP FOR LOW VOLTAGE DEVICES Aamna Anil 1 and Ravi Kumar Sharma 2 1 Department of Electronics and Communication Engineering Lovely Professional University, Jalandhar, Punjab, India

More information

Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique

Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Design of Low Power CMOS Startup Charge Pump Based on Body Biasing Technique Juliet Abraham 1, Dr. B. Paulchamy 2 1 PG Scholar, Hindusthan institute of Technology, coimbtore-32, India 2 Professor and HOD,

More information

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators

A Triple-Band Voltage-Controlled Oscillator Using Two Shunt Right-Handed 4 th -Order Resonators JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.4, AUGUST, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.4.506 ISSN(Online) 2233-4866 A Triple-Band Voltage-Controlled Oscillator

More information

A Broadband Rectifying Circuit with High Efficiency for Microwave Power Transmission

A Broadband Rectifying Circuit with High Efficiency for Microwave Power Transmission Progress In Electromagnetics Research Letters, Vol. 52, 135 139, 2015 A Broadband Rectifying Circuit with High Efficiency for Microwave Power Transmission Mei-Juan Nie 1, Xue-Xia Yang 1, 2, *, and Jia-Jun

More information

Hybrid Forward and Backward Threshold- Compensated RF-DC Power Converter for RF Energy Harvesting

Hybrid Forward and Backward Threshold- Compensated RF-DC Power Converter for RF Energy Harvesting IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, VOL. 4, NO. 3, SEPTEMBER 2014 335 Hybrid Forward and Backward Threshold- Compensated RF-DC Power Converter for RF Energy Harvesting

More information

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application

An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application Progress In Electromagnetics Research Letters, Vol. 66, 99 104, 2017 An Asymmetrical Bulk CMOS Switch for 2.4 GHz Application Lang Chen 1, * and Ye-Bing Gan 1, 2 Abstract A novel asymmetrical single-pole

More information

A novel high performance 3 VDD-tolerant ESD detection circuit in advanced CMOS process

A novel high performance 3 VDD-tolerant ESD detection circuit in advanced CMOS process LETTER IEICE Electronics Express, Vol.14, No.21, 1 10 A novel high performance 3 VDD-tolerant ESD detection circuit in advanced CMOS process Xiaoyun Li, Houpeng Chen a), Yu Lei b), Qian Wang, Xi Li, Jie

More information

Ground-Adjustable Inductor for Wide-Tuning VCO Design Wu-Shiung Feng, Chin-I Yeh, Ho-Hsin Li, and Cheng-Ming Tsao

Ground-Adjustable Inductor for Wide-Tuning VCO Design Wu-Shiung Feng, Chin-I Yeh, Ho-Hsin Li, and Cheng-Ming Tsao Applied Mechanics and Materials Online: 2012-12-13 ISSN: 1662-7482, Vols. 256-259, pp 2373-2378 doi:10.4028/www.scientific.net/amm.256-259.2373 2013 Trans Tech Publications, Switzerland Ground-Adjustable

More information

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s.

DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. http:// DESIGN AND ANALYSIS OF SUB 1-V BANDGAP REFERENCE (BGR) VOLTAGE GENERATORS FOR PICOWATT LSI s. Shivam Mishra 1, K. Suganthi 2 1 Research Scholar in Mech. Deptt, SRM University,Tamilnadu 2 Asst.

More information

DESIGN OF LOW POWER VOLTAGE REGULATOR FOR RFID APPLICATIONS

DESIGN OF LOW POWER VOLTAGE REGULATOR FOR RFID APPLICATIONS UNIVERSITY OF ZAGREB FACULTY OF ELECTRICAL ENGINEERING AND COMPUTING DESIGN OF LOW POWER VOLTAGE REGULATOR FOR RFID APPLICATIONS Josip Mikulic Niko Bako Adrijan Baric MIDEM 2015, Bled Overview Introduction

More information

An RF-Powered Temperature Sensor Designed for Biomedical Applications

An RF-Powered Temperature Sensor Designed for Biomedical Applications An RF-Powered Temperature Sensor Designed for Biomedical Applications Gustavo Campos Martins, Fernando Rangel de Sousa GRF, UFSC September 4, 2013 Gustavo C. Martins (GRF, UFSC) RF-Powered Temperature

More information

Design and Analysis of Sram Cell for Reducing Leakage in Submicron Technologies Using Cadence Tool

Design and Analysis of Sram Cell for Reducing Leakage in Submicron Technologies Using Cadence Tool IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 2 Ver. II (Mar Apr. 2015), PP 52-57 www.iosrjournals.org Design and Analysis of

More information

ISSN:

ISSN: High Frequency Power Optimized Ring Voltage Controlled Oscillator for 65nm CMOS Technology NEHA K.MENDHE 1, M. N. THAKARE 2, G. D. KORDE 3 Department of EXTC, B.D.C.O.E, Sevagram, India, nehakmendhe02@gmail.com

More information

Design and Measurement of CMOS RF-DC Energy Harvesting Circuits

Design and Measurement of CMOS RF-DC Energy Harvesting Circuits Design and Measurement of CMOS RF-DC Energy Harvesting Circuits Murat Eskiyerli, PhD Revolution Semiconductor March 26, 2017 Revolution Semiconductor 2/81 About Us Revolution Semiconductor is an IC Design

More information

A HIGH EFFICIENCY RECTIFIER FOR UHF RFID PASSIVE TAGS WITH VTH CANCELLATION TECHNIQUE

A HIGH EFFICIENCY RECTIFIER FOR UHF RFID PASSIVE TAGS WITH VTH CANCELLATION TECHNIQUE QUID 2017, pp. 2335-2341, Special Issue N 1- ISSN: 1692-343X, Medellín-Colombia A HIGH EFFICIENCY RECTIFIER FOR UHF RFID PASSIVE TAGS WITH VTH CANCELLATION TECHNIQUE (Recibido el 23-06-2017. Aprobado el

More information

ANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL ACQUISITION SYSTEM USING 180nm CMOS TECHNOLOGY

ANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL ACQUISITION SYSTEM USING 180nm CMOS TECHNOLOGY International Journal of Electronics and Communication Engineering (IJECE) ISSN 2278-9901 Vol. 2, Issue 4, Sep 2013, 67-74 IASET ANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL

More information

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology

A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology A High Gain and Improved Linearity 5.7GHz CMOS LNA with Inductive Source Degeneration Topology Ch. Anandini 1, Ram Kumar 2, F. A. Talukdar 3 1,2,3 Department of Electronics & Communication Engineering,

More information

COTS-Based Modules for Far-Field Radio Frequency Energy Harvesting at 900MHz and 2.4GHz

COTS-Based Modules for Far-Field Radio Frequency Energy Harvesting at 900MHz and 2.4GHz COTS-Based Modules for Far-Field Radio Frequency Energy Harvesting at 9MHz and.ghz Taris Thierry, Fadel Ludivine, Oyhenart Laurent, Vigneras Valérie To cite this version: Taris Thierry, Fadel Ludivine,

More information

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS

DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS International Journal of Electrical and Electronics Engineering Research Vol.1, Issue 1 (2011) 41-56 TJPRC Pvt. Ltd., DESIGN ANALYSIS AND COMPARATIVE STUDY OF RF RECEIVER FRONT-ENDS IN 0.18-µM CMOS M.

More information

Design technique of broadband CMOS LNA for DC 11 GHz SDR

Design technique of broadband CMOS LNA for DC 11 GHz SDR Design technique of broadband CMOS LNA for DC 11 GHz SDR Anh Tuan Phan a) and Ronan Farrell Institute of Microelectronics and Wireless Systems, National University of Ireland Maynooth, Maynooth,Co. Kildare,

More information

ALTHOUGH zero-if and low-if architectures have been

ALTHOUGH zero-if and low-if architectures have been IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 6, JUNE 2005 1249 A 110-MHz 84-dB CMOS Programmable Gain Amplifier With Integrated RSSI Function Chun-Pang Wu and Hen-Wai Tsao Abstract This paper describes

More information

POWER-MANAGEMENT circuits are becoming more important

POWER-MANAGEMENT circuits are becoming more important 174 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 58, NO. 3, MARCH 2011 Dynamic Bias-Current Boosting Technique for Ultralow-Power Low-Dropout Regulator in Biomedical Applications

More information

A Negative Voltage Converter with Wide Operating Voltage Range for Energy Harvesting Applications

A Negative Voltage Converter with Wide Operating Voltage Range for Energy Harvesting Applications International Journal of Applied Engineering Research ISSN 09734562 Volume 12, Number 15 (2017) pp. 53395344 A Negative Voltage Converter with Wide Operating Voltage Range for Energy Harvesting Applications

More information

Hybrid CMOS Rectifier Based on Synergistic RF-Piezoelectric Energy Scavenging

Hybrid CMOS Rectifier Based on Synergistic RF-Piezoelectric Energy Scavenging 3330 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I: REGULAR PAPERS, VOL. 61, NO. 12, DECEMBER 2014 Hybrid CMOS Rectifier Based on Synergistic RF-Piezoelectric Energy Scavenging Thanh Trung Nguyen, Member,

More information

INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT

INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT INVENTION DISCLOSURE- ELECTRONICS SUBJECT MATTER IMPEDANCE MATCHING ANTENNA-INTEGRATED HIGH-EFFICIENCY ENERGY HARVESTING CIRCUIT ABSTRACT: This paper describes the design of a high-efficiency energy harvesting

More information

A NOVEL DESIGN OF CURRENT MODE MULTIPLIER/DIVIDER CIRCUITS FOR ANALOG SIGNAL PROCESSING

A NOVEL DESIGN OF CURRENT MODE MULTIPLIER/DIVIDER CIRCUITS FOR ANALOG SIGNAL PROCESSING Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 10, October 2014,

More information

A Novel Approach of Low Power Low Voltage Dynamic Comparator Design for Biomedical Application

A Novel Approach of Low Power Low Voltage Dynamic Comparator Design for Biomedical Application A Novel Approach of Low Power Low Voltage Dynamic Design for Biomedical Application 1 Nitesh Kumar, 2 Debasish Halder, 3 Mohan Kumar 1,2,3 M.Tech in VLSI Design 1,2,3 School of VLSI Design and Embedded

More information

ISSN:

ISSN: 1391 DESIGN OF 9 BIT SAR ADC USING HIGH SPEED AND HIGH RESOLUTION OPEN LOOP CMOS COMPARATOR IN 180NM TECHNOLOGY WITH R-2R DAC TOPOLOGY AKHIL A 1, SUNIL JACOB 2 1 M.Tech Student, 2 Associate Professor,

More information

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier

A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier 852 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 37, NO. 7, JULY 2002 A 7-GHz 1.8-dB NF CMOS Low-Noise Amplifier Ryuichi Fujimoto, Member, IEEE, Kenji Kojima, and Shoji Otaka Abstract A 7-GHz low-noise amplifier

More information

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs

An Improved Bandgap Reference (BGR) Circuit with Constant Voltage and Current Outputs International Journal of Research in Engineering and Innovation Vol-1, Issue-6 (2017), 60-64 International Journal of Research in Engineering and Innovation (IJREI) journal home page: http://www.ijrei.com

More information

A sub-0.3v highly efficient CMOS rectifier for energy harvesting applications

A sub-0.3v highly efficient CMOS rectifier for energy harvesting applications NOLTA, IEICE Paper A sub-0.3v highly efficient CMOS rectifier for energy harvesting applications Dan Niu 1a), Zhangcai Huang 2, Minglu Jiang 1, and Yasuaki Inoue 1 1 Graduate school of Information, Production

More information

Design of Power Supply Unit for Passive UHF RFID Tag

Design of Power Supply Unit for Passive UHF RFID Tag International Journal of Research Studies in Electrical and Electronics Engineering (IJRSEEE) Volume 3, Issue 2, 2017, PP 11-18 ISSN 2454-9436 (Online) DOI: http://dx.doi.org/10.20431/2454-9436.0302002

More information

DESIGN AND SIMULATION OF A HIGH PERFORMANCE CMOS VOLTAGE DOUBLERS USING CHARGE REUSE TECHNIQUE

DESIGN AND SIMULATION OF A HIGH PERFORMANCE CMOS VOLTAGE DOUBLERS USING CHARGE REUSE TECHNIQUE Journal of Engineering Science and Technology Vol. 12, No. 12 (2017) 3344-3357 School of Engineering, Taylor s University DESIGN AND SIMULATION OF A HIGH PERFORMANCE CMOS VOLTAGE DOUBLERS USING CHARGE

More information

A COMPACT DOUBLE-BALANCED STAR MIXER WITH NOVEL DUAL 180 HYBRID. National Cheng-Kung University, No. 1 University Road, Tainan 70101, Taiwan

A COMPACT DOUBLE-BALANCED STAR MIXER WITH NOVEL DUAL 180 HYBRID. National Cheng-Kung University, No. 1 University Road, Tainan 70101, Taiwan Progress In Electromagnetics Research C, Vol. 24, 147 159, 2011 A COMPACT DOUBLE-BALANCED STAR MIXER WITH NOVEL DUAL 180 HYBRID Y.-A. Lai 1, C.-N. Chen 1, C.-C. Su 1, S.-H. Hung 1, C.-L. Wu 1, 2, and Y.-H.

More information

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.

Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M. Design and Implementation of less quiescent current, less dropout LDO Regulator in 90nm Technology Madhukumar A S #1, M.Nagabhushan #2 #1 M.Tech student, Dept. of ECE. M.S.R.I.T, Bangalore, INDIA #2 Asst.

More information

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology

Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology Design and Analysis of Low Power Two Stage CMOS Op- Amp with 50nm Technology Swetha Velicheti, Y. Sandhyarani, P.Praveen kumar, B.Umamaheshrao Assistant Professor, Dept. of ECE, SSCE, Srikakulam, A.P.,

More information

A 2.4GHz Fully Integrated CMOS Power Amplifier Using Capacitive Cross-Coupling

A 2.4GHz Fully Integrated CMOS Power Amplifier Using Capacitive Cross-Coupling A 2.4GHz Fully Integrated CMOS Power Amplifier Using Capacitive Cross-Coupling JeeYoung Hong, Daisuke Imanishi, Kenichi Okada, and Akira Tokyo Institute of Technology, Japan Contents 1 Introduction PA

More information

A 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth

A 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth LETTER IEICE Electronics Express, Vol.11, No.2, 1 9 A 42 fj 8-bit 1.0-GS/s folding and interpolating ADC with 1 GHz signal bandwidth Mingshuo Wang a), Fan Ye, Wei Li, and Junyan Ren b) State Key Laboratory

More information

WITH the growth of data communication in internet, high

WITH the growth of data communication in internet, high 136 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 55, NO. 2, FEBRUARY 2008 A 0.18-m CMOS 1.25-Gbps Automatic-Gain-Control Amplifier I.-Hsin Wang, Student Member, IEEE, and Shen-Iuan

More information

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY

DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY DESIGN AND PERFORMANCE VERIFICATION OF CURRENT CONVEYOR BASED PIPELINE A/D CONVERTER USING 180 NM TECHNOLOGY Neha Bakawale Departmentof Electronics & Instrumentation Engineering, Shri G. S. Institute of

More information

!"#$%&"'(&)'(*$&+,&-*.#/'0&'1&%& )%--/2*&3/.$'(%2*&+,45& #$%0-)'06*$&/0&789:&3/.$'0&;/<=>?!

!#$%&'(&)'(*$&+,&-*.#/'0&'1&%& )%--/2*&3/.$'(%2*&+,45& #$%0-)'06*$&/0&789:&3/.$'0&;/<=>?! Università di Pisa!"#$%&"'(&)'(*$&+,&-*.#/'&'1&%& )%--/*&3/.$'(%*&+,45& #$%-)'6*$&/&789:&3/.$'&;/?! "#$%&''&!(&!)#*+! $'3)1('9%,(.#:'#+,M%M,%1')#:%N+,7.19)O'.,%P#C%((1.,'-)*#+,7.19)('-)*#Q%%-.9E,'-)O'.,'*#

More information

A Broadband High-Efficiency Rectifier Based on Two-Level Impedance Match Network

A Broadband High-Efficiency Rectifier Based on Two-Level Impedance Match Network Progress In Electromagnetics Research Letters, Vol. 72, 91 97, 2018 A Broadband High-Efficiency Rectifier Based on Two-Level Impedance Match Network Ling-Feng Li 1, Xue-Xia Yang 1, 2, *,ander-jialiu 1

More information

A Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier

A Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier A Switched-Capacitor Band-Pass Biquad Filter Using a Simple Quasi-unity Gain Amplifier Hugo Serra, Nuno Paulino, and João Goes Centre for Technologies and Systems (CTS) UNINOVA Dept. of Electrical Engineering

More information

Design of a Low Noise Amplifier using 0.18µm CMOS technology

Design of a Low Noise Amplifier using 0.18µm CMOS technology The International Journal Of Engineering And Science (IJES) Volume 4 Issue 6 Pages PP.11-16 June - 2015 ISSN (e): 2319 1813 ISSN (p): 2319 1805 Design of a Low Noise Amplifier using 0.18µm CMOS technology

More information

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS

Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS LETTER IEICE Electronics Express, Vol.15, No.7, 1 10 Design of low-loss 60 GHz integrated antenna switch in 65 nm CMOS Korkut Kaan Tokgoz a), Seitaro Kawai, Kenichi Okada, and Akira Matsuzawa Department

More information

Design of a Capacitor-less Low Dropout Voltage Regulator

Design of a Capacitor-less Low Dropout Voltage Regulator Design of a Capacitor-less Low Dropout Voltage Regulator Sheenam Ahmed 1, Isha Baokar 2, R Sakthivel 3 1 Student, M.Tech VLSI, School of Electronics Engineering, VIT University, Vellore, Tamil Nadu, India

More information

DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY

DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY Silpa Kesav 1, K.S.Nayanathara 2 and B.K. Madhavi 3 1,2 (ECE, CVR College of Engineering, Hyderabad, India) 3 (ECE, Sridevi Women s Engineering

More information

Cascode Bulk Driven Operational Amplifier with Improved Gain

Cascode Bulk Driven Operational Amplifier with Improved Gain Cascode Bulk Driven Operational Amplifier with Improved Gain A.V.D. Sai Priyanka 1, S. Subba Rao 2 P.G. Student, Department of Electronics and Communication Engineering, VR Siddhartha Engineering College,

More information

Current Steering Digital Analog Converter with Partial Binary Tree Network (PBTN)

Current Steering Digital Analog Converter with Partial Binary Tree Network (PBTN) Indonesian Journal of Electrical Engineering and Computer Science Vol. 5, No. 3, March 2017, pp. 643 ~ 649 DOI: 10.11591/ijeecs.v5.i3.pp643-649 643 Current Steering Digital Analog Converter with Partial

More information

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER

A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER A PSEUDO-CLASS-AB TELESCOPIC-CASCODE OPERATIONAL AMPLIFIER M. Taherzadeh-Sani, R. Lotfi, and O. Shoaei ABSTRACT A novel class-ab architecture for single-stage operational amplifiers is presented. The structure

More information

High efficiency DC-DC Buck converter architecture suitable for embedded applications using switched capacitor

High efficiency DC-DC Buck converter architecture suitable for embedded applications using switched capacitor International Journal of Engineering Science Invention ISSN (Online): 2319 6734, ISSN (Print): 2319 6726 Volume 2 Issue 4 ǁ April. 2013 ǁ PP.15-19 High efficiency DC-DC Buck converter architecture suitable

More information

On the design of low- voltage, low- power CMOS analog multipliers for RF applications

On the design of low- voltage, low- power CMOS analog multipliers for RF applications C.J. Debono, F. Maloberti, J. Micallef: "On the design of low-voltage, low-power CMOS analog multipliers for RF applications"; IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 10,

More information

Study of High Speed Buffer Amplifier using Microwind

Study of High Speed Buffer Amplifier using Microwind Study of High Speed Buffer Amplifier using Microwind Amrita Shukla M Tech Scholar NIIST Bhopal, India Puran Gaur HOD, NIIST Bhopal India Braj Bihari Soni Asst. Prof. NIIST Bhopal India ABSTRACT This paper

More information

Charge Pumps: An Overview

Charge Pumps: An Overview harge Pumps: An Overview Louie Pylarinos Edward S. Rogers Sr. Department of Electrical and omputer Engineering University of Toronto Abstract- In this paper we review the genesis of charge pump circuits,

More information

An Active Efficiency Rectifier with Automatic Adjust of Transducer Capacitance in Energy Harvesting Systems

An Active Efficiency Rectifier with Automatic Adjust of Transducer Capacitance in Energy Harvesting Systems An Active Efficiency Rectifier with Automatic Adjust of Transducer Capacitance in Energy Harvesting Systems B.Swetha Salomy M.Tech (VLSI), Vaagdevi Institute of Technology and Science, Proddatur, Kadapa

More information

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation

Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Low Power Op-Amp Based on Weak Inversion with Miller-Cascoded Frequency Compensation Maryam Borhani, Farhad Razaghian Abstract A design for a rail-to-rail input and output operational amplifier is introduced.

More information

Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology

Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology Proc. of Int. Conf. on Recent Trends in Information, Telecommunication and Computing, ITC Design and Performance Analysis of Low Power RF Operational Amplifier using CMOS and BiCMOS Technology A. Baishya

More information

Low-Power 4 4-Bit Array Two-Phase Clocked Adiabatic Static CMOS Logic Multiplier

Low-Power 4 4-Bit Array Two-Phase Clocked Adiabatic Static CMOS Logic Multiplier Low-Power 4 4-Bit Array Two-Phase Clocked Adiabatic Static CMOS Logic Multiplier Nazrul Anuar Graduate School of Engineering Gifu University, - Yanagido Gifu-shi 5 93, Japan Email: n384@edu.gifu-u.ac.jp

More information

Ultra Low Power Multistandard G m -C Filter for Biomedical Applications

Ultra Low Power Multistandard G m -C Filter for Biomedical Applications Volume-7, Issue-5, September-October 2017 International Journal of Engineering and Management Research Page Number: 105-109 Ultra Low Power Multistandard G m -C Filter for Biomedical Applications Rangisetti

More information

A Low Power Single Phase Clock Distribution Multiband Network

A Low Power Single Phase Clock Distribution Multiband Network A Low Power Single Phase Clock Distribution Multiband Network A.Adinarayana Asst.prof Princeton College of Engineering and Technology. Abstract : Frequency synthesizer is one of the important elements

More information

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6

ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6 ISSCC 2004 / SESSION 26 / OPTICAL AND FAST I/O / 26.6 26.6 40Gb/s Amplifier and ESD Protection Circuit in 0.18µm CMOS Technology Sherif Galal, Behzad Razavi University of California, Los Angeles, CA Optical

More information

Low Power Design of Successive Approximation Registers

Low Power Design of Successive Approximation Registers Low Power Design of Successive Approximation Registers Rabeeh Majidi ECE Department, Worcester Polytechnic Institute, Worcester MA USA rabeehm@ece.wpi.edu Abstract: This paper presents low power design

More information

High Efficiency MOS Charge Pumps for Low-Voltage Operation Using Threshold-Voltage Cancellation Techniques for RFID and Sensor Network Applications

High Efficiency MOS Charge Pumps for Low-Voltage Operation Using Threshold-Voltage Cancellation Techniques for RFID and Sensor Network Applications IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 3 Ver. IV (May Jun. 2015), PP 57-62 www.iosrjournals.org High Efficiency MOS Charge

More information

NEW WIRELESS applications are emerging where

NEW WIRELESS applications are emerging where IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 39, NO. 4, APRIL 2004 709 A Multiply-by-3 Coupled-Ring Oscillator for Low-Power Frequency Synthesis Shwetabh Verma, Member, IEEE, Junfeng Xu, and Thomas H. Lee,

More information

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1

A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power and Low Phase Noise Current Starved VCO Gaurav Sharma 1 IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 01, 2014 ISSN (online): 2321-0613 A Multiobjective Optimization based Fast and Robust Design Methodology for Low Power

More information

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS

1-13GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS -3GHz Wideband LNA utilizing a Transformer as a Compact Inter-stage Network in 65nm CMOS Hyohyun Nam and Jung-Dong Park a Division of Electronics and Electrical Engineering, Dongguk University, Seoul E-mail

More information

DESIGN OF A LOW-VOLTAGE AND LOW DROPOUT REGULATOR WITH ASSISTANT PUSH-PULL OUTPUT STAGE CIRCUIT

DESIGN OF A LOW-VOLTAGE AND LOW DROPOUT REGULATOR WITH ASSISTANT PUSH-PULL OUTPUT STAGE CIRCUIT DESIGN OF A LOW-VOLTAGE AND LOW DROPOUT REGULATOR WITH ASSISTANT PUSH-PULL OUTPUT STAGE CIRCUIT 1 P.Sindhu, 2 S.Hanumantha Rao 1 M.tech student, Department of ECE, Shri Vishnu Engineering College for Women,

More information