CD4051B, CD4052B, CD4053B
|
|
- Barry Jefferson
- 5 years ago
- Views:
Transcription
1 CD0B, CD0B, CD0B Data sheet acquired from Harris Semiconductor SCHS0G August - Revised October 00 [ /Title (CD0 B, CD0 B, CD0 B) /Subject (CMOS Analog Multiplexers/Dem ultiplexers with Logic Level Conversion) /Author () /Keywords (Harris Semiconductor, CD000 Features Wide Range of Digital and Analog Signal Levels - Digital V to 0V - Analog V P-P Low ON Resistance, Ω (Typ) Over V P-P Signal Input Range for -V EE = V High OFF Resistance, Channel Leakage of ±00pA (Typ) at -V EE = V Logic-Level Conversion for Digital Addressing Signals of V to 0V ( - = V to 0V) to Switch Analog Signals to 0V P-P ( -V EE = 0V) Matched Switch Characteristics, r ON = Ω (Typ) for -V EE = V Very Low Quiescent Power Dissipation Under All Digital- Control Input and Supply Conditions, 0.µW (Typ) at - = -V EE = 0V Binary Address Decoding on Chip V, 0V, and V Parametric Ratings 00% Tested for Quiescent Current at 0V Maximum Input Current of µa at V Over Full Package Temperature Range, 00nA at V and o C Break-Before-Make Switching Eliminates Channel Overlap Applications Analog and Digital Multiplexing and Demultiplexing A/D and D/A Conversion Signal Gating CMOS Analog Multiplexers/Demultiplexers with Logic Level Conversion The CD0B, CD0B, and CD0B analog multiplexers are digitally-controlled analog switches having low ON impedance and very low OFF leakage current. Control of analog signals up to 0V P-P can be achieved by digital signal amplitudes of.v to 0V (if - = V, a -V EE of up to V can be controlled; for -V EE level differences above V, a - of at least.v is required). For example, if = +.V, = 0V, and V EE = -.V, analog signals from -.V to +.V can be controlled by digital inputs of 0V to V. These multiplexer circuits dissipate extremely low quiescent power over the full - and -V EE supply-voltage ranges, independent of the logic state of the control signals. When a logic is present at the inhibit input terminal, all channels are off. The CD0B is a single -Channel multiplexer having three binary control inputs, A, B, and C, and an inhibit input. The three binary signals select of channels to be turned on, and connect one of the inputs to the output. The CD0B is a differential -Channel multiplexer having two binary control inputs, A and B, and an inhibit input. The two binary input signals select of pairs of channels to be turned on and connect the analog inputs to the outputs. The CD0B is a triple -Channel multiplexer having three separate digital control inputs, A, B, and C, and an inhibit input. Each control input selects one of a pair of channels which are connected in a single-pole, double-throw configuration. When these devices are used as demultiplexers, the CHANNEL IN/OUT terminals are the outputs and the COMMON OUT/IN terminals are the inputs. Ordering Information PART NUMBER CD0BFA, CD0BFA, CD0BFA CD0BE, CD0BE, CD0BE CD0BM, CD0BMT, CD0BM CD0BM, CD0BMT, CD0BM CD0BM, CD0BMT, CD0BM CD0BNSR, CD0BNSR, CD0BNSR CD0BPW, CD0BPWR, CD0BPW, CD0BPWR CD0BPW, CD0BPWR TEMP. RANGE ( o C) PACKAGE - to Ld CERAMIC DIP - to Ld PDIP - to Ld SOIC - to Ld SOP - to Ld TSSOP NOTE: When ordering, use the entire part number. The suffixes and R denote tape and reel. The suffix T denotes a small-quantity reel of 0. CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. Copyright 00, Texas Instruments Incorporated
2 CD0B, CD0B, CD0B Pinouts CD0B (PDIP, CDIP, SOIC, SOP, TSSOP) TOP VIEW CD0B (PDIP, CDIP, SOP, TSSOP) TOP VIEW COM OUT/IN INH CHANNELS IN/OUT CHANNELS IN/OUT 0 A CHANNELS IN/OUT Y CHANNELS 0 IN/OUT COMMON Y OUT/IN Y CHANNELS IN/OUT INH X CHANNELS IN/OUT COMMON X OUT/IN 0 X CHANNELS IN/OUT V EE 0 B V EE 0 A C B CD0B (PDIP, CDIP, SOP, TSSOP) TOP VIEW by IN/OUT bx OUT/IN bx OR by cy OUT/IN ax OR ay OUT/IN CX OR CY IN/OUT CX ay ax IN/OUT INH A V EE 0 B C Functional Block Diagrams CD0B CHANNEL IN/OUT 0 A B C 0 LOGIC LEVEL CONVERSION BINARY TO OF DECODER WITH INHIBIT COMMON OUT/IN INH V EE All inputs are protected by standard CMOS protection network.
3 CD0B, CD0B, CD0B Functional Block Diagrams (Continued) CD0B X CHANNELS IN/OUT 0 A B INH 0 LOGIC LEVEL CONVERSION BINARY TO OF DECODER WITH INHIBIT COMMON X OUT/IN COMMON Y OUT/IN V EE 0 Y CHANNELS IN/OUT CD0B LOGIC LEVEL CONVERSION BINARY TO OF IN/OUT DECODERS WITH INHIBIT cy cx by bx ay ax COMMON OUT/IN ax OR ay A COMMON OUT/IN bx OR by B 0 C COMMON OUT/IN cx OR cy INH V EE All inputs are protected by standard CMOS protection network.
4 CD0B, CD0B, CD0B INPUT STATES TRUTH TABLES INHIBIT C B A ON CHANNEL(S) CD0B X X X None CD0B INHIBIT B A x, 0y 0 0 x, y 0 0 x, y 0 x, y X X None CD0B INHIBIT A OR B OR C 0 0 ax or bx or cx 0 ay or by or cy X None X = Don t Care
5 CD0B, CD0B, CD0B Absolute Maximum Ratings Supply Voltage (V+ to V-) Voltages Referenced to Terminal V to 0V DC Input Voltage Range V to +0.V DC Input Current, Any One Input ±0mA Operating Conditions Temperature Range o C to o C Thermal Information Package Thermal Impedance, θ JA (see Note ): E (PDIP) package o C/W M (SOIC) package o C/W NS (SOP) package o C/W PW (TSSOP) package o C/W Maximum Junction Temperature (Ceramic Package) o C Maximum Junction Temperature (Plastic Package) o C Maximum Storage Temperature Range o C to 0 o C Maximum Lead Temperature (Soldering 0s) o C (SOIC - Lead Tips Only) CAUTION: Stresses above those listed in Absolute Maximum Ratings may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. NOTE:. The package thermal impedance is calculated in accordance with JESD -. Electrical Specifications Common Conditions Here: If Whole Table is For the Full Temp. Range, V SUPPLY = ±V, A V = +, R L = 00Ω, Unless Otherwise Specified (Note ) CONDITIONS LIMITS AT INDICATED TEMPERATURES ( o C) PARAMETER V IS (V) V EE (V) (V) (V) - -0 MIN TYP MAX UNITS SIGNAL INPUTS (V IS ) AND OUTPUTS (V OS ) Quiescent Device Current, I DD Max µa µa µa µa Drain to Source ON Resistance r ON Max 0 V IS Change in ON Resistance (Between Any Two Channels), r ON Ω Ω Ω Ω Ω Ω OFF Channel Leakage Current: Any Channel OFF (Max) or ALL Channels OFF (Common OUT/IN) (Max) ±00 (Note ) ±000 (Note ) - ±0.0 ±00 (Note ) na Capacitance: Input, C IS pf Output, C OS CD pf CD pf CD pf Feedthrough C IOS pf Propagation Delay Time (Signal Input to Output R L = 00kΩ, C L = 0pF, t r, t f = 0ns ns ns ns
6 CD0B, CD0B, CD0B Electrical Specifications Common Conditions Here: If Whole Table is For the Full Temp. Range, V SUPPLY = ±V, A V = +, R L = 00Ω, Unless Otherwise Specified (Continued) (Note ) CONDITIONS LIMITS AT INDICATED TEMPERATURES ( o C) PARAMETER V IS (V) V EE (V) (V) (V) - -0 MIN TYP MAX UNITS CONTROL (ADDRESS OR INHIBIT), V C Input Low Voltage, V IL, Max Input High Voltage, V IH, Min V IL = through kω; V IH = through kω V EE =, R L = kω to, I IS < µa on All OFF Channels V V - - V V V - - V Input Current, I IN (Max) V IN = 0, ±0. ±0. ± ± - ±0 - ±0. µa Propagation Delay Time: Address-to-Signal OUT (Channels ON or OFF) See Figures 0,, t r, t f = 0ns, C L = 0pF, R L = 0kΩ ns ns ns ns Propagation Delay Time: Inhibit-to-Signal OUT (Channel Turning ON) See Figure t r, t f = 0ns, C L = 0pF, R L = kω ns ns ns Propagation Delay Time: Inhibit-to-Signal OUT (Channel Turning OFF) See Figure Input Capacitance, C IN (Any Address or Inhibit Input) t r, t f = 0ns, C L = 0pF, R L = 0kΩ ns ns ns ns ns pf NOTE:. Determined by minimum feasible leakage measurement for automatic testing. Electrical Specifications TEST CONDITIONS LIMITS PARAMETER V IS (V) (V) R L (kω) TYP UNITS Cutoff (-db) Frequency Channel ON (Sine Wave Input) (Note ) 0 V OS at Common OUT/IN CD0 0 MHz V EE =, CD0 MHz 0Log V OS = db V IS CD0 0 MHz V OS at Any Channel 0 MHz
7 CD0B, CD0B, CD0B Electrical Specifications TEST CONDITIONS LIMITS PARAMETER V IS (V) (V) R L (kω) TYP UNITS Total Harmonic Distortion, THD (Note ) 0 0. % (Note ) 0 0. % (Note ) 0. % V EE =, f IS = khz Sine Wave % -0dB Feedthrough Frequency (All Channels OFF) -0dB Signal Crosstalk Frequency (Note ) 0 V OS at Common OUT/IN CD0 MHz V EE =, CD0 0 MHz CD0 MHz V OS at Any Channel MHz (Note ) 0 Between Any Channels MHz V EE =, 0Log V OS = 0dB V IS 0Log V OS = 0dB V IS Between Sections, CD0 Only Measured on Common MHz Measured on Any Channel 0 MHz Between Any Two Sections, CD0 Only In Pin, Out Pin. MHz In Pin, Out Pin MHz Address-or-Inhibit-to-Signal Crosstalk (Note ) V EE =0, =0,t r,t f = 0ns, V CC = - (Square Wave) mv PEAK mv PEAK NOTES:. Peak-to-Peak voltage symmetrical about. Both ends of channel. V EE Typical Performance Curves r ON, CHANNEL ON RESISTANCE (Ω) V EE = V T A = o C T A = o C T A = - o C r ON, CHANNEL ON RESISTANCE (Ω) V EE = 0V T A = o C T A = o C T A = - o C V IS, INPUT SIGNAL VOLTAGE (V) FIGURE. CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES) V IS, INPUT SIGNAL VOLTAGE (V) FIGURE. CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES)
8 CD0B, CD0B, CD0B Typical Performance Curves (Continued) r ON, CHANNEL ON RESISTANCE (Ω) T A = o C - V EE = V V IS, INPUT SIGNAL VOLTAGE (V) 0V V r ON, CHANNEL ON RESISTANCE (Ω) V EE = V T A = o C V IS, INPUT SIGNAL VOLTAGE (V) T A = o C T A = - o C FIGURE. CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES) FIGURE. CHANNEL ON RESISTANCE vs INPUT SIGNAL VOLTAGE (ALL TYPES) V OS, OUTPUT SIGNAL VOLTAGE (V) = V = 0V V EE = -V T A = o C R L = 00kΩ, R L = 0kΩ kω 00Ω 00Ω V IS, INPUT SIGNAL VOLTAGE (V) P D, POWER DISSIPATION PACKAGE (µw) 0 T A = o C TEST CIRCUIT V ALTERNATING O DD AND I PATTERN B/D C L = 0pF 0 f CD0 V A B C DD = V 00Ω 0 0 CD0 = 0V 0 = V 00Ω Ι C L C L = pf SWITCHING FREQUENCY (khz) FIGURE. ON CHARACTERISTICS FOR OF CHANNELS (CD0B) FIGURE. DYNAMIC POWER DISSIPATION vs SWITCHING FREQUENCY (CD0B) P D, POWER DISSIPATION PACKAGE (µw) T A = o C ALTERNATING O AND I PATTERN C L = 0pF = V = V C L = pf = 0V 00Ω SWITCHING FREQUENCY (khz) f TEST CIRCUIT V B/D CD0 DD AB 00Ω 0 C L CD0 Ι 0 0 P D, POWER DISSIPATION PACKAGE (µw) T A = o C ALTERNATING O AND I PATTERN C L = 0pF C L = pf = V 00Ω = V = 0V TEST CIRCUIT f 00Ω SWITCHING FREQUENCY (khz) Ι 0 CD0 C L 0 FIGURE. DYNAMIC POWER DISSIPATION vs SWITCHING FREQUENCY (CD0B) FIGURE. DYNAMIC POWER DISSIPATION vs SWITCHING FREQUENCY (CD0B)
9 CD0B, CD0B, CD0B Test Circuits and Waveforms = V =.V = V = V.V V V = 0V = 0V = 0V V EE = 0V = 0V (A) V EE = -.V V EE = -0V V EE = -V (B) (C) (D) NOTE: The ADDRESS (digital-control inputs) and INHIBIT logic levels are: 0 = and =. The analog signal (through the ) may swing from V EE to. FIGURE. TYPICAL BIAS VOLTAGES t r = 0ns t f = 0ns t r = 0ns t f = 0ns 0% 0% 0% TURN-ON TIME 0% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0% 0% TURN-OFF TIME 0% t PHZ 0% TURN-OFF TIME 0% TURN-ON TIME FIGURE 0. WAVEFORMS, CHANNEL BEING TURNED ON (R L = kω) FIGURE. WAVEFORMS, CHANNEL BEING TURNED OFF (R L = kω) 0 I DD I DD I DD 0 0 CD0 CD0 CD0 FIGURE. OFF CHANNEL LEAKAGE CURRENT - ANY CHANNEL OFF
10 CD0B, CD0B, CD0B Test Circuits and Waveforms (Continued) I DD 0 I DD 0 0 I DD CD0 CD0 CD0 FIGURE. OFF CHANNEL LEAKAGE CURRENT - ALL CHANNELS OFF V OUTPUT DD OUTPUT OUTPUT R L C L R L C L R C L L V EE V V EE DD V V EE EE V EE V V V DD EE SS CLOCK V 0 SS 0 0 CLOCK IN IN CLOCK IN CD0 CD0 CD0 FIGURE. PROPAGATION DELAY - ADDRESS INPUT TO SIGNAL OUTPUT R L OUTPUT CLOCK IN 0pF V EE V EE VSS 0 OUTPUT R L CLOCK IN 0pF V EE V EE 0 OUTPUT RL 0pF V EE CLOCKV EE IN 0 t PHL AND t PLH CD0 V t PHL AND t SS PLH CD0 V t PHL AND t SS PLH CD0 FIGURE. PROPAGATION DELAY - INHIBIT INPUT TO SIGNAL OUTPUT µa K V IH V IL K 0 CD0B V IH MEASURE < µa ON ALL OFF CHANNELS (e.g., CHANNEL ) V IL V IH V IL 0 CD0B K K µa V IH V IL MEASURE < µa ON ALL OFF CHANNELS (e.g., CHANNEL x) V IH V IL K 0 CD0B K µa V IH V IL MEASURE < µa ON ALL OFF CHANNELS (e.g., CHANNEL by) FIGURE. INPUT VOLTAGE TEST CIRCUITS (NOISE IMMUNITY) 0
11 CD0B, CD0B, CD0B Test Circuits and Waveforms (Continued) Ι 0 CD0 CD0 Ι 0 CD0 0kΩ ON KEITHLEY 0 DIGITAL MULTIMETER kω RANGE H.P. MOSELEY 00A Y X X-Y PLOTTER FIGURE. QUIESCENT DEVICE CURRENT FIGURE. CHANNEL ON RESISTANCE MEASUREMENT CIRCUIT 0 CD0 CD0 Ι NOTE: Measure inputs sequentially, to both and connect all unused inputs to either or. 0 CD0 Ι NOTE: Measure inputs sequentially, to both and connect all unused inputs to either or. FIGURE. INPUT CURRENT V P-P OFF CHANNEL K RF VM COMMON CHANNEL ON CHANNEL OFF R L R L RF VM V P-P R L CHANNEL OFF CHANNEL ON RF VM R L FIGURE 0. FEEDTHROUGH (ALL TYPES) FIGURE. CROSSTALK BETWEEN ANY TWO CHANNELS (ALL TYPES) V P-P CHANNEL IN X ON OR OFF CHANNEL IN Y ON OR OFF RF VM R L R L FIGURE. CROSSTALK BETWEEN DUALS OR TRIPLETS (CD0B, CD0B)
12 CD0B, CD0B, CD0B Test Circuits and Waveforms (Continued) DIFFERENTIAL SIGNALS CD0 CD0 COMMUNICATIONS LINK DIFF. AMPLIFIER/ LINE DRIVER DIFF. RECEIVER DIFF. MULTIPLEXING DEMULTIPLEXING FIGURE. TYPICAL TIME-DIVISION APPLICATION OF THE CD0B Special Considerations In applications where separate power sources are used to drive and the signal inputs, the current capability should exceed /R L (R L = effective external load). This provision avoids permanent current flow or clamp action on the supply when power is applied or removed from the CD0B, CD0B or CD0B. A B C A B C CD0B INH D E A B E / CD Q Q Q 0 A B C INH CD0B COMMON OUTPUT A B C CD0B INH FIGURE. -TO- MUX ADDRESSING
13 PACKAGE OPTION ADDENDUM -Oct-00 PACKAGING INFORMATION Orderable Device Status () Package Type Package Drawing Pins Package Qty Eco Plan () Lead/Ball Finish MSL Peak Temp () 00EA ACTIVE CDIP J TBD A N / A for Pkg Type 00EA ACTIVE CDIP J TBD A N / A for Pkg Type CD0BE ACTIVE PDIP N Pb-Free (RoHS) CD0BEE ACTIVE PDIP N Pb-Free (RoHS) N / A for Pkg Type N / A for Pkg Type CD0BF ACTIVE CDIP J TBD A N / A for Pkg Type CD0BFA ACTIVE CDIP J TBD A N / A for Pkg Type CD0BFAS OBSOLETE CDIP J TBD Call TI Call TI CD0BM ACTIVE SOIC D 0 Green (RoHS & CD0BM ACTIVE SOIC D 00 Green (RoHS & CD0BME ACTIVE SOIC D 00 Green (RoHS & CD0BMG ACTIVE SOIC D 00 Green (RoHS & CD0BME ACTIVE SOIC D 0 Green (RoHS & CD0BMG ACTIVE SOIC D 0 Green (RoHS & CD0BMT ACTIVE SOIC D 0 Green (RoHS & CD0BMTE ACTIVE SOIC D 0 Green (RoHS & CD0BM ACTIVE SOIC D 0 Green (RoHS & CD0BNSR ACTIVE SO NS 000 Green (RoHS & CD0BNSRE ACTIVE SO NS 000 Green (RoHS & CD0BNSRG ACTIVE SO NS 000 Green (RoHS & CD0BPW ACTIVE TSSOP PW 0 Green (RoHS & CD0BPWE ACTIVE TSSOP PW 0 Green (RoHS & CD0BPWG ACTIVE TSSOP PW 0 Green (RoHS & CD0BPWR ACTIVE TSSOP PW 000 Green (RoHS & CD0BPWRE ACTIVE TSSOP PW 000 Green (RoHS & CD0BPWRG ACTIVE TSSOP PW 000 Green (RoHS & CD0BE ACTIVE PDIP N Pb-Free (RoHS) CD0BEE ACTIVE PDIP N Pb-Free (RoHS) Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM N / A for Pkg Type N / A for Pkg Type Addendum-Page
14 PACKAGE OPTION ADDENDUM -Oct-00 Orderable Device Status () Package Type Package Drawing Pins Package Qty Eco Plan () Lead/Ball Finish MSL Peak Temp () CD0BF ACTIVE CDIP J TBD A N / A for Pkg Type CD0BFA ACTIVE CDIP J TBD A N / A for Pkg Type CD0BM ACTIVE SOIC D 0 Green (RoHS & CD0BM ACTIVE SOIC D 00 Green (RoHS & CD0BME ACTIVE SOIC D 00 Green (RoHS & CD0BMG ACTIVE SOIC D 00 Green (RoHS & CD0BME ACTIVE SOIC D 0 Green (RoHS & CD0BMG ACTIVE SOIC D 0 Green (RoHS & CD0BMT ACTIVE SOIC D 0 Green (RoHS & CD0BMTE ACTIVE SOIC D 0 Green (RoHS & CD0BM ACTIVE SOIC D 0 Green (RoHS & CD0BNSR ACTIVE SO NS 000 Green (RoHS & CD0BNSRE ACTIVE SO NS 000 Green (RoHS & CD0BNSRG ACTIVE SO NS 000 Green (RoHS & CD0BPW ACTIVE TSSOP PW 0 Green (RoHS & CD0BPWE ACTIVE TSSOP PW 0 Green (RoHS & CD0BPWG ACTIVE TSSOP PW 0 Green (RoHS & CD0BPWR ACTIVE TSSOP PW 000 Green (RoHS & CD0BPWRE ACTIVE TSSOP PW 000 Green (RoHS & CD0BPWRG ACTIVE TSSOP PW 000 Green (RoHS & CD0BE ACTIVE PDIP N Pb-Free (RoHS) CD0BEE ACTIVE PDIP N Pb-Free (RoHS) Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM N / A for Pkg Type N / A for Pkg Type CD0BF ACTIVE CDIP J TBD A N / A for Pkg Type CD0BFA ACTIVE CDIP J TBD A N / A for Pkg Type CD0BFAS OBSOLETE CDIP J TBD Call TI Call TI CD0BM ACTIVE SOIC D 0 Green (RoHS & CD0BM ACTIVE SOIC D 00 Green (RoHS & CD0BME ACTIVE SOIC D 00 Green (RoHS & Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Addendum-Page
15 PACKAGE OPTION ADDENDUM -Oct-00 Orderable Device Status () Package Type Package Drawing Pins Package Qty CD0BMG ACTIVE SOIC D 00 Green (RoHS & CD0BME ACTIVE SOIC D 0 Green (RoHS & CD0BMG ACTIVE SOIC D 0 Green (RoHS & CD0BMT ACTIVE SOIC D 0 Green (RoHS & CD0BMTE ACTIVE SOIC D 0 Green (RoHS & CD0BM ACTIVE SOIC D 0 Green (RoHS & CD0BNSR ACTIVE SO NS 000 Green (RoHS & CD0BNSRE ACTIVE SO NS 000 Green (RoHS & CD0BNSRG ACTIVE SO NS 000 Green (RoHS & CD0BPW ACTIVE TSSOP PW 0 Green (RoHS & CD0BPWE ACTIVE TSSOP PW 0 Green (RoHS & CD0BPWG ACTIVE TSSOP PW 0 Green (RoHS & CD0BPWR ACTIVE TSSOP PW 000 Green (RoHS & CD0BPWRE ACTIVE TSSOP PW 000 Green (RoHS & CD0BPWRG ACTIVE TSSOP PW 000 Green (RoHS & Eco Plan () Lead/Ball Finish MSL Peak Temp () Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM Level--0C-UNLIM () The marketing status values are defined as follows: ACTIVE: Product device recommended for new designs. LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect. NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. PREVIEW: Device has been announced but is not in production. Samples may or may not be available. OBSOLETE: TI has discontinued the production of the device. () Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & - please check for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined. Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all substances, including the requirement that lead not exceed 0.% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. Pb-Free (RoHS Exempt): This component has a RoHS exemption for either ) lead-based flip-chip solder bumps used between the die and package, or ) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. Green (RoHS & : TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.% by weight in homogeneous material) () MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is Addendum-Page
16 PACKAGE OPTION ADDENDUM -Oct-00 provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release. In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis. OTHER QUALIFIED VERSIONS OF CD0B, CD0B-MIL, CD0B, CD0B-MIL, CD0B, CD0B-MIL : Automotive: CD0B-Q, CD0B-Q NOTE: Qualified Version Definitions: Automotive - Q00 devices qualified for high-reliability automotive applications targeting zero defects Addendum-Page
17 PACKAGE MATERIALS INFORMATION -Sep-00 TAPE AND REEL INFORMATION *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Reel Diameter (mm) Reel Width W (mm) A0 (mm) B0 (mm) K0 (mm) P (mm) W (mm) Pin Quadrant CD0BM SOIC D Q CD0BM SOIC D Q CD0BNSR SO NS Q CD0BPWR TSSOP PW Q CD0BM SOIC D Q CD0BNSR SO NS Q CD0BPWR TSSOP PW Q CD0BM SOIC D Q CD0BNSR SO NS Q CD0BPWR TSSOP PW Q Pack Materials-Page
18 PACKAGE MATERIALS INFORMATION -Sep-00 *All dimensions are nominal Device Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm) CD0BM SOIC D CD0BM SOIC D CD0BNSR SO NS CD0BPWR TSSOP PW CD0BM SOIC D CD0BNSR SO NS CD0BPWR TSSOP PW CD0BM SOIC D CD0BNSR SO NS CD0BPWR TSSOP PW Pack Materials-Page
19
20
21 MECHANICAL DATA MTSS00C JANUARY REVISED FEBRUARY PW (R-PDSO-G**) PINS SHOWN PLASTIC SMALL-OUTLINE PACKAGE 0,0 0, 0,0 M 0,,0,0,0,0 0, NOM Gage Plane A 0 0, 0, 0,0,0 MAX 0, 0,0 Seating Plane 0,0 DIM PINS ** 0 A MAX,0,0,0,0,0,0 A MIN,0,0,0,0,0,0 000/F 0/ NOTES: A. All linear dimensions are in millimeters. B. This drawing is subject to change without notice. C. Body dimensions do not include mold flash or protrusion not to exceed 0,. D. Falls within JEDEC MO- POST OFFICE BOX 0 DALLAS, TEXAS
22
23
24
25 IMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI s terms and conditions of sale supplied at the time of order acknowledgment. TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI s standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed. TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards. TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI. Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements. TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications. TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use. TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements. Following are URLs where you can obtain information on other Texas Instruments products and application solutions: Products Applications Amplifiers amplifier.ti.com Audio Data Converters dataconverter.ti.com Automotive DLP Products Broadband DSP dsp.ti.com Digital Control Clocks and Timers Medical Interface interface.ti.com Military Logic logic.ti.com Optical Networking Power Mgmt power.ti.com Security Microcontrollers microcontroller.ti.com Telephony RFID Video & Imaging RF/IF and ZigBee Solutions Wireless Mailing Address: Texas Instruments, Post Office Box 0, Dallas, Texas Copyright 00, Texas Instruments Incorporated
Distributed by: www.jameco.com -00-- The content and copyrights of the attached material are the property of its owner. CD0B, CD0B, CD0B Data sheet acquired from Harris Semiconductor SCHS0G August - Revised
More informationCD4051B, CD4052B, CD4053B
Data sheet acquired from Harris Semiconductor SCHS0G August - Revised October 00 [ /Title (CD0 B, CD0 B, CD0 B) /Subject (CMOS Analog Multiplexers/Dem ultiplexers with Logic Level Conversion) /Author ()
More informationCD4541B. CMOS Programmable Timer High Voltage Types (20V Rating) Features. [ /Title (CD45 41B) /Subject. (CMO S Programmable. Timer High Voltage
CD454B Data sheet acquired from Harris Semiconductor SCHS085E Revised September 2003 CMOS Programmable Timer High Voltage Types (20V Rating) [ /Title (CD45 4B) /Subject (CMO S Programmable Timer High Voltage
More informationCD4051B, CD4052B, CD4053B
CD0B, CD0B, CD0B Data sheet acquired from Harris Semiconductor SCHS0G August - Revised October 00 [ /Title (CD0 B, CD0 B, CD0 B) /Subject (CMOS Analog Multiplexers/Dem ultiplexers with Logic Level Conversion)
More informationThe ULN2003AI has a 2.7-kΩ series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices. ORDERING INFORMATION
www.ti.com FEATURES 5-mA-Rated Collector Current (Single Output) High-Voltage Outputs... 5 V Output Clamp Diodes Inputs Compatible With Various Types of Logic Relay-Driver Applications DESCRIPTION/ORDERING
More informationCD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541
CD54/74HC540, CD74HCT540, CD54/74HC541, CD54/74HCT541 Data sheet acquired from Harris Semiconductor SCHS189C January 1998 - Revised July 2004 High-Speed CMOS Logic Octal Buffer and Line Drivers, Three-State
More informationCD4070B, CD4077B. CMOS Quad Exclusive-OR and Exclusive-NOR Gate. Features. Ordering Information. [ /Title (CD40 70B, CD407 7B) /Subject
[ /Title (CD40 70B, CD407 7B) /Subject (CMO S Quad Exclu- sive- OR and Exclu- sive- NOR Gate) /Autho r () /Keywords (Harris Semiconductor, CD400 0, metal gate, CMOS, pdip, cerdip, mil, Data sheet acquired
More informationCD4066B CMOS QUAD BILATERAL SWITCH
15-V Digital or ±7.5-V Peak-to-Peak Switching 125-Ω Typical On-State Resistance for 15-V Operation Switch On-State Resistance Matched to Within 5 Ω Over 15-V Signal-Input Range On-State Resistance Flat
More informationCD54HC194, CD74HC194, CD74HCT194
Data sheet acquired from Harris Semiconductor SCHS164F September 1997 - Revised October 2003 CD54HC194, CD74HC194, CD74HCT194 High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register Features
More informationThe ULN2003AI has a 2.7-kΩ series base resistor for each Darlington pair for operation directly with TTL or 5-V CMOS devices. ORDERING INFORMATION
查询 ULN23AI 供应商 www.ti.com FEATURES 5-mA-Rated Collector Current (Single Output) High-Voltage Outputs... 5 V Output Clamp Diodes Inputs Compatible With Various Types of Logic Relay-Driver Applications DESCRIPTION/ORDERING
More informationOUTPUT INPUT ADJUSTMENT INPUT INPUT ADJUSTMENT INPUT
www.ti.com FEATURES LM237, LM337 3-TERMINAL ADJUSTABLE REGULATORS SLVS047I NOVEMBER 1981 REVISED OCTOBER 2006 Output Voltage Range Adjustable From Peak Output Current Constant Over 1.2 V to 37 V Temperature
More informationORDERING INFORMATION PACKAGE
SN74CBT16214 12-BIT 1-OF-3 FET MULTIPLEXER/DEMULTIPLEXER SCDS008L MAY 1993 REVISED NOVEMBER 2001 Member of the Texas Instruments Widebus Family 5-Ω Switch Connection Between Two Ports TTL-Compatible Input
More informationCD54HC194, CD74HC194, CD74HCT194
Data sheet acquired from Harris Semiconductor SCHS164G September 1997 - Revised May 2006 CD54HC194, CD74HC194, CD74HCT194 High-Speed CMOS Logic 4-Bit Bidirectional Universal Shift Register Features Description
More informationCD54/74HC30, CD54/74HCT30
CD54/74HC30, CD54/74HCT30 Data sheet acquired from Harris Semiconductor SCHS121D August 1997 - Revised September 2003 High Speed CMOS Logic 8-Input NAND Gate [ /Title (CD54H C30, CD74H C30, CD74H CT30)
More informationCD4051B-Q1, CD4052B-Q1, CD4053B-Q1 CMOS ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH LOGIC LEVEL CONVERSION
Features Qualified for Automotive Applications Wide Range of Digital and Analog Signal Levels Digital: V to 0 V Analog: 0 V P-P Low ON Resistance, Ω (Typ) Over V P-P Signal Input Range for = V High OFF
More informationApplication Report. 1 Background. PMP - DC/DC Converters. Bill Johns...
Application Report SLVA295 January 2008 Driving and SYNC Pins Bill Johns... PMP - DC/DC Converters ABSTRACT The high-input-voltage buck converters operate over a wide, input-voltage range. The control
More informationCD4051B-Q1, CD4052B-Q1, CD4053B-Q1 CMOS ANALOG MULTIPLEXERS/DEMULTIPLEXERS WITH LOGIC LEVEL CONVERSION
Features Qualified for Automotive Applications Wide Range of Digital and Analog Signal Levels Digital: V to 0 V Analog: 0 V P-P Low ON Resistance, Ω (Typ) Over V P-P Signal Input Range for = V High OFF
More informationDS9638 DS9638 RS-422 Dual High Speed Differential Line Driver
DS9638 DS9638 RS-422 Dual High Speed Differential Line Driver Literature Number: SNLS389C DS9638 RS-422 Dual High Speed Differential Line Driver General Description The DS9638 is a Schottky, TTL compatible,
More informationData sheet acquired from Harris Semiconductor SCHS083B Revised March 2003
Data sheet acquired from Harris Semiconductor SCHS083B Revised March 2003 The CD4536B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages
More informationPOSITIVE-VOLTAGE REGULATORS
www.ti.com FEATURES µa78m00 SERIES POSITIVE-VOLTAGE REGULATORS SLVS059P JUNE 1976 REVISED OCTOBER 2005 3-Terminal Regulators High Power-Dissipation Capability Output Current up to 500 ma Internal Short-Circuit
More informationCD74HC138-Q1 HIGH-SPEED CMOS LOGIC 3- TO 8-LINE INVERTING DECODER/DEMULTIPLEXER
Qualified for Automotive Applications Select One of Eight Data Outputs Active Low I/O Port or Memory Selector Three Enable Inputs to Simplify Cascading Typical Propagation Delay of 13 ns at V CC = 5 V,
More information4423 Typical Circuit A2 A V
SBFS020A JANUARY 1978 REVISED JUNE 2004 FEATURES Sine and Cosine Outputs Resistor-Programmable Frequency Wide Frequency Range: 0.002Hz to 20kHz Low Distortion: 0.2% max up to 5kHz Easy Adjustments Small
More information2 C Accurate Digital Temperature Sensor with SPI Interface
TMP125 2 C Accurate Digital Temperature Sensor with SPI Interface FEATURES DIGITAL OUTPUT: SPI-Compatible Interface RELUTION: 10-Bit, 0.25 C ACCURACY: ±2.0 C (max) from 25 C to +85 C ±2.5 C (max) from
More informationSN74AUC1G07 SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT
www.ti.com FEATURES SN74AUC1G07 SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT SCES373O SEPTEMBER 2001 REVISED FEBRUARY 2007 Available in the Texas Instruments Low Power Consumption, 10-µA Max I CC NanoFree
More informationua9636ac DUAL LINE DRIVER WITH ADJUSTABLE SLEW RATE
SLLSB OCTOBER 9 REVISED MAY 995 Meets or Exceeds the Requirements of ANSI Standards EIA/TIA-3-B and -3-E and ITU Recommendations V. and V. Output Slew Rate Control Output Short-Circuit-Current Limiting
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. Data sheet acquired from Harris Semiconductor SCHS122I November 1997 - Revised
More informationSN54ALS05A, SN74ALS05A HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS
SN54ALS05A, SN74ALS05A HEX INVERTERS WITH OPEN-COLLECTOR OUTPUTS SDAS190A APRIL 1982 REVISED DECEMBER 1994 Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard
More informationCD4541B. CMOS Programmable Timer High Voltage Types (20V Rating) Features. [ /Title (CD45 41B) /Subject. (CMO S Programmable. Timer High Voltage
CD4541B Data sheet acquired from Harris Semiconductor SCHS085E Revised September 2003 CMOS Programmable Timer High Voltage Types (20V Rating) [ /Title (CD45 41B) /Subject (CMO S Programmable Timer High
More informationCD54HC221, CD74HC221, CD74HCT221. High-Speed CMOS Logic Dual Monostable Multivibrator with Reset. Features. Description
Data sheet acquired from Harris Semiconductor SCHS166F November 1997 - Revised October 2003 CD54HC221, CD74HC221, CD74HCT221 High-Speed CMOS Logic Dual Monostable Multivibrator with Reset Features Description
More informationData sheet acquired from Harris Semiconductor SCHS038C Revised October 2003
Data sheet acquired from Harris Semiconductor SCHS038C Revised October 2003 The CD4035B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages
More information54ACT16827, 74ACT BIT BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
Members of the Texas Instruments Widebus Family Inputs Are TTL-Voltage Compatible 3-State Outputs Drive Bus Lines Directly Flow-Through Architecture Optimizes PCB Layout Distributed V CC and Pin Configuration
More informationSN54ALS1035, SN74ALS1035 HEX NONINVERTING BUFFERS WITH OPEN-COLLECTOR OUTPUTS
Noninverting Buffers With Open-Collector Outputs description These devices contain six independent noninverting buffers. They perform the Boolean function Y = A. The open-collector outputs require pullup
More informationCD54/74AC257, CD54/74ACT257, CD74ACT258
CD54/74AC257, CD54/74ACT257, CD74ACT258 Data sheet acquired from Harris Semiconductor SCHS248A August 1998 - Revised May 2000 Quad 2-Input Multiplexer with Three-State Outputs Features AC257, ACT257.............
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. 500-mA Rated Collector Current (Single Output) High-Voltage Outputs...50
More informationLM317M 3-TERMINAL ADJUSTABLE REGULATOR
FEATURES Output Voltage Range Adjustable From 1.25 V to 37 V Output Current Greater Than 5 ma Internal Short-Circuit Current Limiting Thermal-Overload Protection Output Safe-Area Compensation Q Devices
More informationORDERING INFORMATION. 40 C to 85 C SN74ALVC16244AZRDR TSSOP DGG Tape and reel ALVC16244A SN74ALVC16244ADGGRE4
www.ti.com FEATURES Member of the Texas Instruments Widebus Family Operates From 1.65 V to 3.6 V Max t pd of 3 ns at 3.3 V ±24-mA Output Drive at 3.3 V Latch-Up Performance Exceeds 250 ma Per JESD 17 ESD
More informationCD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES
CD54AC08, CD74AC08 QUADRUPLE 2-INPUT POSITIVE-AND GATES AC Types Feature 1.5-V to 5.5-V Operation and Balanced Noise Immunity at 30% of the Supply Voltage Speed of Bipolar F, AS, and S, With Significantly
More informationSN74CB3Q BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH
www.ti.com SN74CB3Q3257 4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER 2.5-V/3.3-V LOW-VOLTAGE HIGH-BANDWIDTH BUS SWITCH SCDS135A SEPTEMBER 2003 REVISED MARCH 2005 FEATURES Data and Control Inputs Provide
More informationMSP53C391, MSP53C392 SLAVE SPEECH SYNTHESIZERS
Slave Speech Synthesizers, LPC, MELP, CELP Two Channel FM Synthesis, PCM 8-Bit Microprocessor With 61 instructions 3.3V to 6.5V CMOS Technology for Low Power Dissipation Direct Speaker Drive Capability
More informationSN54HCT14, SN74HCT14 HEX SCHMITT-TRIGGER INVERTERS
SN54HCT14, SN74HCT14 HEX SCHMITT-TRIGGER INVERTERS SCLS225E JULY 1995 REVISED JULY 2003 Operating Voltage Range of 4.5 V to 5.5 V Outputs Can Drive Up To 10 LSTTL Loads Low Power Consumption, 20-µA Max
More informationCD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574
CD54/74HC374, CD54/74HCT374, CD54/74HC574, CD54/74HCT574 Data sheet acquired from Harris Semiconductor SCHS183C February 1998 - Revised May 2004 Features High-Speed CMOS Logic Octal D-Type Flip-Flop, 3-State
More informationSN54LVC157A, SN74LVC157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS
www.ti.com SN54LVC157A, SN74LVC157A QUADRUPLE 2-LINE TO 1-LINE DATA SELECTORS/MULTIPLEXERS SCAS292O JANUARY 1993 REVISED MAY 2005 FEATURES Typical V OHV (Output V OH Undershoot) Operate From 1.65 V to
More informationSN54ALS804A, SN54AS804B, SN74ALS804A, SN74AS804B HEX 2-INPUT NAND DRIVERS
SN54ALS804A, SN54AS804B, SN74ALS804A, SN74AS804B HEX 2-INPUT NAND DRIVERS SDAS022C DECEMBER 1982 REVISED JANUARY 1995 High Capacitive-Drive Capability ALS804A Has Typical Delay Time of 4 ns (C L = 50 pf)
More informationSN74ALVCH BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS
www.ti.com FEATURES Member of the Texas Instruments Widebus Family Operates From 1.65 to 3.6 V Max t pd of 4.2 ns at 3.3 V ±24-mA Output Drive at 3.3 V Bus Hold on Data Inputs Eliminates the Need for External
More informationCD54HC4060, CD74HC4060, CD54HCT4060, CD74HCT4060
CD54HC4060, CD74HC4060, CD54HCT4060, CD74HCT4060 Data sheet acquired from Harris Semiconductor SCHS207G February 1998 - Revised October 2003 High-Speed CMOS Logic 14-Stage Binary Counter with Oscillator
More informationORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR
SN74CBT3257 4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER SCDS017M MAY 1995 REVISED JANUARY 2004 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels D, DB, DBQ, OR PW PACKAGE (TOP VIEW) RGY
More informationApplication Report ...
Application Report SLVA322 April 2009 DRV8800/DRV8801 Design in Guide... ABSTRACT This document is provided as a supplement to the DRV8800/DRV8801 datasheet. It details the steps necessary to properly
More informationCD4051B, CD4052B, CD4053B
CD, CD, CD Data sheet acquired from Harris Semiconductor SCHSD ugust - Revised March [ /Title (CD, CD, CD ) /Subject CMOS nalog ultilexrs/dem ltiplexrs with ogic evel onverion) /uthor ) /Keyords Harris
More informationdescription/ordering information
µ SLVS010S JANUARY 1976 REVISED FEBRUARY 2004 3-Terminal Regulators Current Up To 100 No External Components Internal Thermal-Overload Protection Internal Short-Circuit Current Limiting description/ordering
More informationdescription/ordering information
SCDS040I DECEMBER 1997 REVISED OCTOBER 2003 5-Ω Switch Connection Between Two Ports Rail-to-Rail Switching on Data I/O Ports I off Supports Partial-Power-Down Mode Operation Latch-Up Performance Exceeds
More informationCD4066B CMOS QUAD BILATERAL SWITCH
5-V Digital or ±7.5-V Peak-to-Peak Switching 5-Ω Typical On-State Resistance for 5-V Operation Switch On-State Resistance Matched to Within 5 Ω Over 5-V Signal-Input Range On-State Resistance Flat Over
More informationORDERING INFORMATION SOT (SOT-23) DBV SOT (SC-70) DCK
www.ti.com FEATURES Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V V CC Operation Inputs Accept Voltages to 5.5 V Max t pd of 4.1 ns at 3.3 V Low Power Consumption, 10-µA
More informationExcellent Integrated System Limited
Excellent Integrated System Limited Stocking Distributor Click to view price, real time Inventory, Delivery & Lifecycle Information: Texas Instruments SN74LVC1G07QDBVRQ1 For any questions, you can email
More informationLow-Noise, Very Low Drift, Precision VOLTAGE REFERENCE
1 Low-Noise, Very Low Drift, Precision VOLTAGE REFERENCE REF5020, REF5025 1FEATURES 2 LOW TEMPERATURE DRIFT: DESCRIPTION High-Grade: 3ppm/ C (max) The REF50xx is a family of low-noise, low-drift, very
More informationSN74ALVCH V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS FEATURES DESCRIPTION
www.ti.com FEATURES Member of the Texas Instruments Widebus Family EPIC (Enhanced-Performance Implanted CMOS) Submicron Process Checks Parity Able to Cascade With a Second SN74ALVCH16903 ESD Protection
More informationabsolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Low Input Bias Current...50 pa Typ Low Input Noise Current 0.01 pa/ Hz Typ Low Supply Current... 4.5 ma Typ High Input impedance...10 12 Ω Typ Internally Trimmed Offset Voltage Wide Gain Bandwidth...3
More informationLM317 3-TERMINAL ADJUSTABLE REGULATOR
www.ti.com FEATURES 3-TERMINAL ABLE REGULATOR Output Voltage Range Adjustable From 1.25 V Thermal Overload Protection to 37 V Output Safe-Area Compensation Output Current Greater Than 1.5 A Internal Short-Circuit
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. www.ti.com FEATURES SN74LVC1G07 SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT
More informationCURRENT SHUNT MONITOR
INA193, INA194 INA195, INA196 INA197, INA198 CURRENT SHUNT MONITOR 16V to +80V Common-Mode Range FEATURES WIDE COMMON-MODE VOLTAGE: 16V to +80V LOW ERROR: 3.0% Over Temp (max) BANDWIDTH: Up to 500kHz THREE
More informationLM325 LM325 Dual Voltage Regulator
LM325 LM325 Dual Voltage Regulator Literature Number: SNOSBS9 LM325 Dual Voltage Regulator General Description This dual polarity tracking regulator is designed to provide balanced positive and negative
More informationCD74HC4051-Q1 ANALOG MULTIPLEXER/DEMULTIPLEXER
CD74HC4051-Q1 ANALOG MULTIPLEXER/DEMULTIPLEXER Qualified for Automotive Applications Wide Analog Input Voltage Range of ±5 V Max Low ON Resistance 70 Ω Typical (V CC V EE = 4.5 V) 40 Ω Typical (V CC V
More informationLF347, LF347B JFET-INPUT QUAD OPERATIONAL AMPLIFIERS
Low Input Bias Current...50 pa Typ Low Input Noise Current 0.01 pa/ Hz Typ Low Total Harmonic Distortion Low Supply Current... 8 ma Typ Gain Bandwidth...3 MHz Typ High Slew Rate...13 V/µs Typ Pin Compatible
More informationLOW-POWER QUAD DIFFERENTIAL COMPARATOR
1 LP2901-Q1 www.ti.com... SLCS148A SEPTEMBER 2005 REVISED APRIL 2008 LOW-POWER QUAD DIFFERENTIAL COMPARATOR 1FEATURES Qualified for Automotive Applications Wide Supply-Voltage Range... 3 V to 30 V Ultra-Low
More informationORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3251RGYR CU251. SOIC D Tape and reel SN74CBT3251DR
SN74CBT3251 1-OF-8 FET MULTIPLEXER/DEMULTIPLEXER SCDS019L MAY 1995 REVISED JANUARY 2004 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels D, DB, DBQ, OR PW PACKAGE (TOP VIEW) RGY PACKAGE
More informationSN54AC240, SN74AC240 OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
2-V to 6-V V CC Operation Inputs Accept Voltages to 6 V Max t pd of 6.5 ns at 5 V description/ordering information These octal buffers and line drivers are designed specifically to improve the performance
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. www.ti.com FEATURES SN74LVC8T245 8-BIT DUAL-SUPPLY BUS TRANSCEIVER WITH
More informationSN54ACT573, SN74ACT573 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
4.5-V to 5.5-V V CC Operation Inputs Accept Voltages to 5.5 V Max t pd of 9.5 ns at 5 V Inputs Are TTL-Voltage Compatible description/ordering information These 8-bit latches feature 3-state outputs designed
More informationCD54HC4075, CD74HC4075, CD54HCT4075, CD74HCT4075
CD54HC4075, CD74HC4075, CD54HCT4075, CD74HCT4075 Data sheet acquired from Harris Semiconductor SCHS210G August 1997 - Revised June 2006 High-Speed CMOS Logic Triple 3-Input OR Gate [ /Title (CD74H C4075,
More informationdescription/ordering information
Equivalent Input Noise Voltage 5 nv/ Hz Typ at 1 khz Unity-Gain Bandwidth... 10 MHz Typ Common-Mode Rejection Ratio... 100 db Typ High dc Voltage Gain... 100 V/mV Typ Peak-to-Peak Output Voltage Swing
More informationHIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS
SLRS3D DECEMBER 976 REVISED NOVEMBER 4 HIGH-VOLTAGE HIGH-CURRENT DARLINGTON TRANSISTOR ARRAYS 5-mA Rated Collector Current (Single Output) High-Voltage Outputs... V Output Clamp Diodes Inputs Compatible
More informationSN54AHC00, SN74AHC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES
SN54AHC00, SN74AHC00 QUADRUPLE 2-INPUT POSITIVE-NAND GATES Operating Range 2-V to 5.5-V V CC Latch-Up Performance Exceeds 250 ma Per JESD 17 SCLS227I OCTOBER 1995 REVISED JULY 2003 ESD Protection Exceeds
More informationIMPORTANT NOTICE Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services
More informationSN74LVC1G18 1-OF-2 NONINVERTING DEMULTIPLEXER WITH 3-STATE DESELECTED OUTPUT
www.ti.com FEATURES Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V Operation Inputs Accept Voltages to 5.5 V Max t pd of 3.4 ns at 3.3 V Low Power Consumption, 10-µA Max
More informationPMP6857 TPS40322 Test Report 9/13/2011
PMP6857 TPS40322 Test Report 9/13/2011 The following test report is for the PMP6857 TPS40322: Vin = 9 to 15V 5V @ 25A 3.3V @ 25A The tests performed were as follows: 1. EVM Photo 2. Thermal Profile 3.
More informationCD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053
Data sheet acquired from Harris Semiconductor SCHS122B November 1997 - Revised May 2000 CD54/74HC4051, CD54/74HCT4051, CD54/74HC4052, CD74HCT4052, CD54/74HC4053, CD74HCT4053 High Speed CMOS Logic Analog
More informationSN54LV4052A, SN74LV4052A DUAL 4-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS
2-V to 5.5-V V CC Operation Support Mixed-Mode Voltage Operation on All Ports Fast Switching High On-Off Output-Voltage Ratio Low Crosstalk Between Switches Extremely Low Input Current Latch-Up Performance
More informationSN74CBT3245A OCTAL FET BUS SWITCH
SN74CBT3245A OCTAL FET BUS SWITCH SCDS002Q NOVEMBER 1992 REVISED DECEMBER 2004 Standard 245-Type Pinout 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels DB, DBQ, DGV, DW, OR PW PACKAGE
More informationTL494 PULSE-WIDTH-MODULATION CONTROL CIRCUITS
www.ti.com FEATURES Complete PWM Power-Control Circuitry Uncommitted Outputs for 200-mA Sink or Source Current Output Control Selects Single-Ended or Push-Pull Operation Internal Circuitry Prohibits Double
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. www.ti.com FEATURES Operate From 1.65 V to 3.6 V Inputs Accept Voltages
More informationORDERING INFORMATION. 40 C to 85 C TSSOP DGG Tape and reel SN74LVCH16245ADGGR LVCH16245A TVSOP DGV Tape and reel SN74LVCH16245ADGVR LDH245A
www.ti.com FEATURES Member of the Texas Instruments Widebus Family Operates From 1.65 V to 3.6 V Inputs Accept Voltages to 5.5 V Max t pd of 4 ns at 3.3 V Typical V OLP (Output Ground Bounce) < 0.8 V at
More informationORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3253RGYR CU253. SOIC D Tape and reel SN74CBT3253DR
SN74CBT3253 DUAL 1-OF-4 FET MULTIPLEXER/DEMULTIPLEXER TTL-Compatible Input Levels D, DB, DBQ, OR PW PACKAGE (TOP VIEW) SCDS018O MAY 1995 REVISED JANUARY 2004 RGY PACKAGE (TOP VIEW) 1OE S1 1B4 1B3 1B2 1B1
More informationSN74LVC138A-Q1 3-LINE TO 8-LINE DECODER/DEMULTIPLEXER SCAS708B SEPTEMBER 2003 REVISED FEBRUARY 2008
1 1FEATURES Qualified for Automotive Applications ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pf, R = 0) Operates From 2 V to 3.6 V Inputs Accept
More informationCD54HC112, CD74HC112, CD54HCT112, CD74HCT112
CD54HC112, CD74HC112, CD54HCT112, CD74HCT112 Data sheet acquired from Harris Semiconductor SCHS141H March 1998 - Revised October 2003 Dual J-K Flip-Flop with Set and Reset Negative-Edge Trigger [ /Title
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. www.ti.com FEATURES SN74LVC1G14 SINGLE SCHMITT-TRIGGER INVERTER SCES218S
More informationCD54HC173, CD74HC173, CD54HCT173, CD74HCT173 High-Speed CMOS Logic Quad D-Type Flip-Flop, Three-State Description Features
CD54HC173, CD74HC173, CD54HCT173, CD74HCT173 [ /Title (CD74H C173, CD74H CT173) /Subject (High Speed CMOS Logic Quad D- Type Data sheet acquired from Harris Semiconductor SCHS158E February 1998 - Revised
More informationSN54LV4053A, SN74LV4053A TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS
SN54LV4053A, SN74LV4053A TRIPLE 2-CHANNEL ANALOG MULTIPLEXERS/DEMULTIPLEXERS SCLS430K MAY 1999 REVISED APRIL 2005 2-V to 5.5-V Operation Support Mixed-Mode Voltage Operation on All Ports High On-Off Output-Voltage
More informationORDERING INFORMATION. SSOP DCT Reel of 3000 SN74LVC2G125DCTR C25 _
www.ti.com FEATURES Available in the Texas Instruments NanoStar and NanoFree Packages Supports 5-V V CC Operation Inputs Accept Voltages to 5.5 V Max t pd of 4.3 ns at 3.3 V Low Power Consumption, 10-µA
More informationTechnical Documents. SLVSD67 SEPTEMBER 2015 TPS65651 Triple-Output AMOLED Display Power Supply
1 Product Folder Sample & Buy Technical Documents Tools & Software Support & Community VI = 29 V to 45 V Enable V(AVDD) Enable V(ELVDD) / V(ELVSS) Program device Enable discharge 3 10 F 47 H 47 H 10 H
More informationPrecision, Gain of 0.2 Level Translation DIFFERENCE AMPLIFIER
SBOS333B JULY 25 REVISED OCTOBER 25 Precision, Gain of.2 Level Translation DIFFERENCE AMPLIFIER FEATURES GAIN OF.2 TO INTERFACE ±1V SIGNALS TO SINGLE-SUPPLY ADCs GAIN ACCURACY: ±.24% (max) WIDE BANDWIDTH:
More informationCD74HC4017-Q1 HIGH-SPEED CMOS LOGIC DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS
Qualified for Automotive Applications Fully Static Operation Buffered Inputs Common Reset Positive Edge Clocking Typical f MAX = 60 MHz at = 5 V, = 5 pf, T A = 25 C Fanout (Over Temperature Range) Standard
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. www.ti.com FEATURES SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS
More informationORDERING INFORMATION. QFN RGY Tape and reel SN74CBT3257RGYR CU257. SOIC D Tape and reel SN74CBT3257DR
SN74CBT3257 4-BIT 1-OF-2 FET MULTIPLEXER/DEMULTIPLEXER SCDS017M MAY 1995 REVISED JANUARY 2004 5-Ω Switch Connection Between Two Ports TTL-Compatible Input Levels D, DB, DBQ, OR PW PACKAGE (TOP VIEW) RGY
More informationµa78m00 SERIES POSITIVE-VOLTAGE REGULATORS
The µa78m15 is obsolete and 3-Terminal Regulators Output Current Up To 500 No External Components Internal Thermal-Overload Protection KC (TO-220) PACKAGE (TOP IEW) µa78m00 SERIES POSITIE-OLTAGE REGULATORS
More informationTriple 2-Channel Analog Multiplexer/Demultiplexer
November 1983 Revised April 2002 CD4051BC CD4052BC CD4053BC Single 8-Channel Analog Multiplexer/Demultiplexer Dual 4-Channel Analog Multiplexer/Demultiplexer Triple 2-Channel Analog Multiplexer/Demultiplexer
More informationCD4049UB, CD4050B. CMOS Hex Buffer/Converters. Applications. [ /Title (CD40 49UB, CD405 0B) /Subject. Ordering Information
CD4049UB, CD4050B Data sheet acquired from Harris Semiconductor SCHS046I August 1998 - Revised May 2004 [ /Title (CD40 49UB, CD405 0B) /Subject (CMO S Hex Buffer/ Converters) /Autho r () /Keywords (Harris
More information74ACT11244 OCTAL BUFFER/LINE DRIVER WITH 3-STATE OUTPUTS
3-State Outputs Drive Bus Lines or Buffer Memory Address Registers Inputs Are TTL-Voltage Compatible Flow-Through Architecture Optimizes PCB Layout Center-Pin V CC and GND Configurations to Minimize High-Speed
More informationPOSITIVE-VOLTAGE REGULATORS
µa78l00 SERIES POSITIVE-VOLTAGE REGULATORS SLVS010S JANUARY 1976 REVISED FEBRUARY 2004 3-Terminal Regulators Output Current Up To 100 No External Components Internal Thermal-Overload Protection Internal
More information1.5 C Accurate Digital Temperature Sensor with SPI Interface
TMP TMP SBOS7B JUNE 00 REVISED SEPTEMBER 00. C Accurate Digital Temperature Sensor with SPI Interface FEATURES DIGITAL OUTPUT: SPI-Compatible Interface RELUTION: -Bit + Sign, 0.0 C ACCURACY: ±. C from
More informationDistributed by: www.jameco.com 1-800-831-4242 The content and copyrights of the attached material are the property of its owner. TPS3808 Low Quiescent Current, Programmable-Delay Supervisory Circuit SBVS050E
More informationMultiplexer/Demultiplexer Triple 2-Channel Analog Multiplexer/Demultiplexer
November 1983 Revised January 1999 CD4051BC CD4052BC CD4053BC Single 8-Channel Analog Multiplexer/Demultiplexer Dual 4-Channel Analog Multiplexer/Demultiplexer Triple 2-Channel Analog Multiplexer/Demultiplexer
More information