Deadline scheduling: can your mobile device last longer?

Size: px
Start display at page:

Download "Deadline scheduling: can your mobile device last longer?"

Transcription

1 Deadline scheduling: can your mobile device last longer? Juri Lelli, Mario Bambagini, Giuseppe Lipari Linux Plumbers Conference 202 San Diego (CA), USA, August 3 TeCIP Insitute, Scuola Superiore Sant'Anna Area della Ricerca CNR, Via G. Moruzzi 5627 Pisa, Italy

2 Outline Classical Real-Time concepts An implementation Power Aware Deadline Scheduling Conclusions & Discussion 8/30/2 Juri Lelli - PA deadline Plumbers2 2/40

3 Classical Real-Time concepts 8/30/2 Juri Lelli - PA deadline Plumbers2 3/40

4 What's Real-Time? All about deadlines Useful result correct output + before its deadline Go as fast as you can is not always the best answer Go as fast as you need to respect deadlines But not faster! Or you will spend too much energy! 8/30/2 Juri Lelli - PA deadline Plumbers2 4/40

5 Hard vs. Soft RT Hard real-time tasks: a missed deadline may cause catastrophic consequences. Soft real-time tasks: timing constraints are important, but not critical (QoS degradation) 8/30/2 Juri Lelli - PA deadline Plumbers2 5/40

6 Resource Reservation Concurrent real-time tasks compete for resources (CPU time) Resource Reservation mechanism A task is allowed to execute for: Q time units (budget) in every interval of length P (reservation period) Allocated bandwidth is U=Q/P (a.k.a. utilization) 8/30/2 Juri Lelli - PA deadline Plumbers2 6/40

7 Temporal Isolation nothing new? CFS bandwidth control RT throttling Reservations, like containers Each reservation has its own dynamic deadline (Constant Bandwidth Server) Reservations are scheduled by Earliest Deadline First 8/30/2 Juri Lelli - PA deadline Plumbers2 7/40

8 Temporal Isolation EDF gives higher priority to more urgent tasks CBS slows down (or throttles) misbehaving tasks EDF + CBS ensures temporal isolation Admission control provides timing guarantees U i M 8/30/2 Juri Lelli - PA deadline Plumbers2 8/40

9 Choosing parameters Period is easy: P = T or P = NT Budget assignment is painful :'-( Hard real-time WCET calculated with tools from source code estimated via benchmarks Soft real-time measure computation time and adapt budget adaptive reservations 8/30/2 Juri Lelli - PA deadline Plumbers2 9/40

10 Adaptive/Feedback Scheduling 8/30/2 Juri Lelli - PA deadline Plumbers2 0/40

11 Mobile Data Not only Multimedia not strictly periodic no explicit deadline how to cope with other data sources (e.g., Web browsing, s, user interaction, etc.)? pack similar sources on container reservations best effort (we don't care) 8/30/2 Juri Lelli - PA deadline Plumbers2 /40

12 An implementation 8/30/2 Juri Lelli - PA deadline Plumbers2 2/40

13 What we already have SCHED_DEADLINE deadline based real-time task scheduling policy bandwidth isolation each task runs inside its own reservation global/clustered multiprocessor scheduling through dynamic task migration 8/30/2 Juri Lelli - PA deadline Plumbers2 3/40

14 What we already have SCHED_DEADLINE SCHED_RR SCHED_FIFO SCHED_BATCH SCHED_NORMAL SCHED_IDLE dl.c rt.c fair.c kernel/sched/ 8/30/2 Juri Lelli - PA deadline Plumbers2 4/40

15 What we already have "Adaptive Quality of Service Architecture" (for the Linux kernel) adaptive resource reservation layer dynamically adapting CPU reservation QoS aware applications API a bit outdated & UP only :-( 8/30/2 Juri Lelli - PA deadline Plumbers2 5/40

16 Power Aware Deadline Scheduling 8/30/2 Juri Lelli - PA deadline Plumbers2 6/40

17 Power aware RT scheduling Let's bring power efficiency into the picture... Hardware context (simplified) homogeneous / heterogenous single / multiple clock domains discrete operating frequencies transitories to adjust to a new frequency overhead for frequency scaling overhead for switching a core either ON or OFF 8/30/2 Juri Lelli - PA deadline Plumbers2 7/40

18 Ideal UP example Associate a reservation to each task Track actual CPU utilization (active servers contribute) U Dynamically change CPU speed S to follow U Admission Control don't go below U if you don't want deadline misses Power efficiency slow down as much closer to U as you can to save power 8/30/2 Juri Lelli - PA deadline Plumbers2 8/40

19 Ideal UP example τ τ 2 S 8/30/2 Juri Lelli - PA deadline Plumbers2 9/40

20 Ideal UP example τ reservations τ 2 S 8/30/2 Juri Lelli - PA deadline Plumbers2 20/40

21 Ideal UP example τ τ 2 S background best effort 8/30/2 Juri Lelli - PA deadline Plumbers2 2/40

22 UP with thresholds No existing processor can vary its frequency with continuity set some thresholds on the values of the total system bandwidth CPU with N different frequencies compute N different bandwidth thresholds use them to know when a CPU speed change is needed, for example... 8/30/2 Juri Lelli - PA deadline Plumbers2 22/40

23 UP with thresholds U = U = 0.7 U = 0.5 8/30/2 Juri Lelli - PA deadline Plumbers2 23/40

24 Going SMP SCHED_DEADLINE performs active load-balancing Global-EDF on a M-CPUs system the M earliest deadline ready tasks are always running achieved through push/pull migrations (as in rt) deadline based decisions 8/30/2 Juri Lelli - PA deadline Plumbers2 24/40

25 Power aware push/pull hybrid scheduling EDF on each CPU U driven migrations different policies single clock domain minimize mean U multiple clock domains compact tasks to turn off CPUs as long as possible big.little compact on little core, move only big tasks on big cores? 8/30/2 Juri Lelli - PA deadline Plumbers2 25/40

26 PA push/pull an example single clock domain spread load to go slower /30/2 Juri Lelli - PA deadline Plumbers2 26/40

27 PA push/pull an example /30/2 Juri Lelli - PA deadline Plumbers2 27/40

28 PA push/pull an example /30/2 Juri Lelli - PA deadline Plumbers2 28/40

29 PA push/pull an example new task enters the system /30/2 Juri Lelli - PA deadline Plumbers2 29/40

30 PA push/pull an example /30/2 Juri Lelli - PA deadline Plumbers2 30/40

31 PA push/pull an example lower mean frequency /30/2 Juri Lelli - PA deadline Plumbers2 3/40

32 PA push/pull Tegra like /30/2 Juri Lelli - PA deadline Plumbers2 32/40

33 PA push/pull Tegra like user starts a console class video game 8/30/2 Juri Lelli - PA deadline Plumbers2 33/40

34 PA push/pull Tegra like /30/2 Juri Lelli - PA deadline Plumbers2 34/40

35 PA push/pull Tegra like /30/2 Juri Lelli - PA deadline Plumbers2 35/40

36 PA push/pull Tegra like /30/2 Juri Lelli - PA deadline Plumbers2 36/40

37 Conclusions & Discussion 8/30/2 Juri Lelli - PA deadline Plumbers2 37/40

38 Conclusions prototype implementation should be straightforward account for runqueue actual utilization modify push/pull mechanism integration in a real system (Android?) could be more difficult the plan start simple and then add bits one ofter the other :-) 8/30/2 Juri Lelli - PA deadline Plumbers2 38/40

39 Open Questions When is it worth to wake up a CPU? Interaction with other components (e.g., thermal management, drivers, etc.)? Test platforms? add here your own concern or... 8/30/2 Juri Lelli - PA deadline Plumbers2 39/40

40 Thanks! Questions? The work leading to this talk has been supported by the European Community's Seventh Framework Programme n S(o)OS - Service-oriented Operating Systems ( 8/30/2 Juri Lelli - PA deadline Plumbers2 40/40

SCHED_DEADLINE. Ongoing development and new features. Juri Lelli ARM Ltd. Linaro Connect BUD17, Budapest (Hungary) 08/03/2017 ARM 2017

SCHED_DEADLINE. Ongoing development and new features. Juri Lelli ARM Ltd. Linaro Connect BUD17, Budapest (Hungary) 08/03/2017 ARM 2017 SCHED_DEADLINE Ongoing development and new features Juri Lelli ARM Ltd. Linaro Connect BUD17, Budapest (Hungary) 08/03/2017 Agenda Deadline scheduling (SCHED_DEADLINE) Why is development now happening

More information

SCHED_DEADLINE: It s Alive!

SCHED_DEADLINE: It s Alive! SCHED_DEADLINE: It s Alive! Juri Lelli ARM Ltd. ELC North America 17, Portland (OR) 02/21/2017 Agenda Deadline scheduling (SCHED_DEADLINE) Why is development now happening (out of the blue?) Bandwidth

More information

Energy Saving Scheduling for Embedded Real-Time Linux Applications

Energy Saving Scheduling for Embedded Real-Time Linux Applications Energy Saving Scheduling for Embedded Real-Time Linux Applications Claudio Scordino and Giuseppe Lipari Scuola Superiore Sant Anna Viale Rinaldo Piaggio, 34-56025 Pontedera - Pisa, Italy {scordino@gandalf.sssup.it,lipari@sssup.it}

More information

FIFO WITH OFFSETS HIGH SCHEDULABILITY WITH LOW OVERHEADS. RTAS 18 April 13, Björn Brandenburg

FIFO WITH OFFSETS HIGH SCHEDULABILITY WITH LOW OVERHEADS. RTAS 18 April 13, Björn Brandenburg FIFO WITH OFFSETS HIGH SCHEDULABILITY WITH LOW OVERHEADS RTAS 18 April 13, 2018 Mitra Nasri Rob Davis Björn Brandenburg FIFO SCHEDULING First-In-First-Out (FIFO) scheduling extremely simple very low overheads

More information

Energy Efficient Soft Real-Time Computing through Cross-Layer Predictive Control

Energy Efficient Soft Real-Time Computing through Cross-Layer Predictive Control Energy Efficient Soft Real-Time Computing through Cross-Layer Predictive Control Guangyi Cao and Arun Ravindran Department of Electrical and Computer Engineering University of North Carolina at Charlotte

More information

3.5: Multimedia Operating Systems Resource Management. Resource Management Synchronization. Process Management Multimedia

3.5: Multimedia Operating Systems Resource Management. Resource Management Synchronization. Process Management Multimedia Chapter 2: Basics Chapter 3: Multimedia Systems Communication Aspects and Services Multimedia Applications and Communication Multimedia Transfer and Control Protocols Quality of Service and 3.5: Multimedia

More information

CSE 305: Computer Architecture

CSE 305: Computer Architecture CSE 305: Computer Architecture Tanvir Ahmed Khan takhandipu@gmail.com Department of Computer Science and Engineering Bangladesh University of Engineering and Technology. September 6, 2015 1/16 Recap 2/16

More information

Introduction to Real-Time Systems

Introduction to Real-Time Systems Introduction to Real-Time Systems Real-Time Systems, Lecture 1 Martina Maggio and Karl-Erik Årzén 16 January 2018 Lund University, Department of Automatic Control Content [Real-Time Control System: Chapter

More information

Assessing and. Rui Wang, Assistant professor Dept. of Information and Communication Tongji University.

Assessing and. Rui Wang, Assistant professor Dept. of Information and Communication Tongji University. Assessing and Understanding Performance Rui Wang, Assistant professor Dept. of Information and Communication Tongji University it Email: ruiwang@tongji.edu.cn 4.1 Introduction Pi Primary reason for examining

More information

Energy Efficient Scheduling Techniques For Real-Time Embedded Systems

Energy Efficient Scheduling Techniques For Real-Time Embedded Systems Energy Efficient Scheduling Techniques For Real-Time Embedded Systems Rabi Mahapatra & Wei Zhao This work was done by Rajesh Prathipati as part of his MS Thesis here. The work has been update by Subrata

More information

Laurea Specialistica in Ingegneria. Ingegneria dell'automazione: Sistemi in Tempo Reale

Laurea Specialistica in Ingegneria. Ingegneria dell'automazione: Sistemi in Tempo Reale Laurea Specialistica in Ingegneria dell'automazione Sistemi in Tempo Reale email: palopoli@sssup.it Tel. 050 883444 Introduzione Lecture schedule Introduction Selected topics on discrete time and sampled

More information

Modular Performance Analysis

Modular Performance Analysis Modular Performance Analysis Lothar Thiele Simon Perathoner, Ernesto Wandeler ETH Zurich, Switzerland 1 Embedded Systems Computation/Communication Resource Interaction 2 Models of Computation How can we

More information

Dynamic MIPS Rate Stabilization in Out-of-Order Processors

Dynamic MIPS Rate Stabilization in Out-of-Order Processors Dynamic Rate Stabilization in Out-of-Order Processors Jinho Suh and Michel Dubois Ming Hsieh Dept of EE University of Southern California Outline Motivation Performance Variability of an Out-of-Order Processor

More information

DTP4700 Next Generation Software Defined Radio Platform

DTP4700 Next Generation Software Defined Radio Platform DTP4700 Next Generation Software Defined Radio Platform Spectra DTP4700 is a wideband, high-performance baseband and RF Software Defined Radio (SDR) development and test platform. Spectra DTP4700 supports

More information

CIS 480/899 Embedded and Cyber Physical Systems Spring 2009 Introduction to Real-Time Scheduling. Examples of real-time applications

CIS 480/899 Embedded and Cyber Physical Systems Spring 2009 Introduction to Real-Time Scheduling. Examples of real-time applications CIS 480/899 Embedded and Cyber Physical Systems Spring 2009 Introduction to Real-Time Scheduling Insup Lee Department of Computer and Information Science University of Pennsylvania lee@cis.upenn.edu www.cis.upenn.edu/~lee

More information

Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes

Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes Mosaic: A GPU Memory Manager with Application-Transparent Support for Multiple Page Sizes Rachata Ausavarungnirun Joshua Landgraf Vance Miller Saugata Ghose Jayneel Gandhi Christopher J. Rossbach Onur

More information

Event-Driven Scheduling. (closely following Jane Liu s Book)

Event-Driven Scheduling. (closely following Jane Liu s Book) Event-Driven Scheduling (closely following Jane Liu s Book) Real-Time Systems, 2009 Event-Driven Systems, 1 Principles Admission: Assign priorities to Jobs At events, jobs are scheduled according to their

More information

UNIT-III LIFE-CYCLE PHASES

UNIT-III LIFE-CYCLE PHASES INTRODUCTION: UNIT-III LIFE-CYCLE PHASES - If there is a well defined separation between research and development activities and production activities then the software is said to be in successful development

More information

Introduction to co-simulation. What is HW-SW co-simulation?

Introduction to co-simulation. What is HW-SW co-simulation? Introduction to co-simulation CPSC489-501 Hardware-Software Codesign of Embedded Systems Mahapatra-TexasA&M-Fall 00 1 What is HW-SW co-simulation? A basic definition: Manipulating simulated hardware with

More information

Sourjya Bhaumik, Shoban Chandrabose, Kashyap Jataprolu, Gautam Kumar, Paul Polakos, Vikram Srinivasan, Thomas Woo

Sourjya Bhaumik, Shoban Chandrabose, Kashyap Jataprolu, Gautam Kumar, Paul Polakos, Vikram Srinivasan, Thomas Woo CloudIQ Anand Muralidhar (anand.muralidhar@alcatel-lucent.com) Sourjya Bhaumik, Shoban Chandrabose, Kashyap Jataprolu, Gautam Kumar, Paul Polakos, Vikram Srinivasan, Thomas Woo Load(%) Baseband processing

More information

Supporting x86-64 Address Translation for 100s of GPU Lanes. Jason Power, Mark D. Hill, David A. Wood

Supporting x86-64 Address Translation for 100s of GPU Lanes. Jason Power, Mark D. Hill, David A. Wood Supporting x86-64 Address Translation for 100s of GPU s Jason Power, Mark D. Hill, David A. Wood Summary Challenges: CPU&GPUs physically integrated, but logically separate; This reduces theoretical bandwidth,

More information

Scheduling and Optimization of Fault-Tolerant Embedded Systems

Scheduling and Optimization of Fault-Tolerant Embedded Systems Scheduling and Optimization of Fault-Tolerant Embedded Systems, Viacheslav Izosimov, Paul Pop *, Zebo Peng Department of Computer and Information Science (IDA) Linköping University http://www.ida.liu.se/~eslab/

More information

5. Process and thread scheduling

5. Process and thread scheduling 5. Process and thread scheduling 5.1 Organization of Schedulers Embedded and Autonomous Schedulers Priority Scheduling 5.2 Scheduling Methods A Framework for Scheduling Common Scheduling Algorithms Comparison

More information

VLSI System Testing. Outline

VLSI System Testing. Outline ECE 538 VLSI System Testing Krish Chakrabarty System-on-Chip (SOC) Testing ECE 538 Krish Chakrabarty 1 Outline Motivation for modular testing of SOCs Wrapper design IEEE 1500 Standard Optimization Test

More information

Performance Metrics. Computer Architecture. Outline. Objectives. Basic Performance Metrics. Basic Performance Metrics

Performance Metrics. Computer Architecture. Outline. Objectives. Basic Performance Metrics. Basic Performance Metrics Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com Performance Metrics http://www.yildiz.edu.tr/~naydin 1 2 Objectives How can we meaningfully measure and compare

More information

CT-Bus : A Heterogeneous CDMA/TDMA Bus for Future SOC

CT-Bus : A Heterogeneous CDMA/TDMA Bus for Future SOC CT-Bus : A Heterogeneous CDMA/TDMA Bus for Future SOC Bo-Cheng Charles Lai 1 Patrick Schaumont 1 Ingrid Verbauwhede 1,2 1 UCLA, EE Dept. 2 K.U.Leuven 42 Westwood Plaza Los Angeles, CA 995 Abstract- CDMA

More information

Hybrid QR Factorization Algorithm for High Performance Computing Architectures. Peter Vouras Naval Research Laboratory Radar Division

Hybrid QR Factorization Algorithm for High Performance Computing Architectures. Peter Vouras Naval Research Laboratory Radar Division Hybrid QR Factorization Algorithm for High Performance Computing Architectures Peter Vouras Naval Research Laboratory Radar Division 8/1/21 Professor G.G.L. Meyer Johns Hopkins University Parallel Computing

More information

Console Games Are Just Like Mobile Games* (* well, not really. But they are more alike than you

Console Games Are Just Like Mobile Games* (* well, not really. But they are more alike than you Console Games Are Just Like Mobile Games* (* well, not really. But they are more alike than you think ) Hi, I m Brian Currently a Software Architect at Zynga, and CTO of CastleVille Legends (for ios/android)

More information

Outline Simulators and such. What defines a simulator? What about emulation?

Outline Simulators and such. What defines a simulator? What about emulation? Outline Simulators and such Mats Brorsson & Mladen Nikitovic ICT Dept of Electronic, Computer and Software Systems (ECS) What defines a simulator? Why are simulators needed? Classifications Case studies

More information

Self-Aware Adaptation in FPGAbased

Self-Aware Adaptation in FPGAbased DIPARTIMENTO DI ELETTRONICA E INFORMAZIONE Self-Aware Adaptation in FPGAbased Systems IEEE FPL 2010 Filippo Siorni: filippo.sironi@dresd.org Marco Triverio: marco.triverio@dresd.org Martina Maggio: mmaggio@mit.edu

More information

Measuring and Evaluating Computer System Performance

Measuring and Evaluating Computer System Performance Measuring and Evaluating Computer System Performance Performance Marches On... But what is performance? The bottom line: Performance Car Time to Bay Area Speed Passengers Throughput (pmph) Ferrari 3.1

More information

Dynamic Power Management in Embedded Systems

Dynamic Power Management in Embedded Systems Fakultät Informatik Institut für Systemarchitektur Professur Rechnernetze Dynamic Power Management in Embedded Systems Waltenegus Dargie Waltenegus Dargie TU Dresden Chair of Computer Networks Motivation

More information

Standardised Ground Data Systems Implementation: A Dream?

Standardised Ground Data Systems Implementation: A Dream? GSAW 2007 Standardised Ground Data Systems Y. Doat, C. R. Haddow, M. Pecchioli and N. Peccia ESA/ESOC, Robert Bosch Straße 5, 64293 Darmstadt, Germany Ground Data Systems at ESA/ESOC: The current approach

More information

Like Mobile Games* Currently a Distinguished i Engineer at Zynga, and CTO of FarmVille 2: Country Escape (for ios/android/kindle)

Like Mobile Games* Currently a Distinguished i Engineer at Zynga, and CTO of FarmVille 2: Country Escape (for ios/android/kindle) Console Games Are Just Like Mobile Games* (* well, not really. But they are more alike than you think ) Hi, I m Brian Currently a Distinguished i Engineer at Zynga, and CTO of FarmVille 2: Country Escape

More information

The Case for Feedback Control Real-Time Scheduling. Abstract

The Case for Feedback Control Real-Time Scheduling. Abstract The Case for Feedback Control Real-Time Scheduling John A. Stankovic, Chenyang Lu and Sang H. Son Department of Computer Science University of Virginia Charlottesville, VA22903 USA e-mail: {stankovic,

More information

An SDN QoE-Service for Dynamically Enhancing the Performance of OTT Applications

An SDN QoE-Service for Dynamically Enhancing the Performance of OTT Applications An SDN QoE-Service for Dynamically Enhancing the Performance of OTT Applications Eirini Liotou*, Georgia Tseliou, Konstantinos Samdanis, Dimitris Tsolkas*, and Christos Verikoukis** National & Kapodistrian

More information

Softing TDX ODX- and OTX-Based Diagnostic System Framework

Softing TDX ODX- and OTX-Based Diagnostic System Framework Softing TDX ODX- and OTX-Based Diagnostic System Framework DX (Open Diagnostic data exchange) and OTX (Open Test sequence exchange) standards are very well established description formats for diagnostics

More information

DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators

DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators DASH: Deadline-Aware High-Performance Memory Scheduler for Heterogeneous Systems with Hardware Accelerators Hiroyuki Usui, Lavanya Subramanian Kevin Chang, Onur Mutlu DASH source code is available at GitHub

More information

IHV means Independent Hardware Vendor. Example is Qualcomm Technologies Inc. that makes Snapdragon processors. OEM means Original Equipment

IHV means Independent Hardware Vendor. Example is Qualcomm Technologies Inc. that makes Snapdragon processors. OEM means Original Equipment 1 2 IHV means Independent Hardware Vendor. Example is Qualcomm Technologies Inc. that makes Snapdragon processors. OEM means Original Equipment Manufacturer. Examples are smartphone manufacturers. Tuning

More information

Simulation Performance Optimization of Virtual Prototypes Sammidi Mounika, B S Renuka

Simulation Performance Optimization of Virtual Prototypes Sammidi Mounika, B S Renuka Simulation Performance Optimization of Virtual Prototypes Sammidi Mounika, B S Renuka Abstract Virtual prototyping is becoming increasingly important to embedded software developers, engineers, managers

More information

Booster: Reactive Core Acceleration for Mitigating the Effects of Process Variation and Application Imbalance in Low-Voltage Chips

Booster: Reactive Core Acceleration for Mitigating the Effects of Process Variation and Application Imbalance in Low-Voltage Chips Booster: Reactive Core Acceleration for Mitigating the Effects of Process Variation and Application Imbalance in Low-Voltage Chips Timothy N. Miller, Xiang Pan, Renji Thomas, Naser Sedaghati, Radu Teodorescu

More information

Multiple Access (3) Required reading: Garcia 6.3, 6.4.1, CSE 3213, Fall 2010 Instructor: N. Vlajic

Multiple Access (3) Required reading: Garcia 6.3, 6.4.1, CSE 3213, Fall 2010 Instructor: N. Vlajic 1 Multiple Access (3) Required reading: Garcia 6.3, 6.4.1, 6.4.2 CSE 3213, Fall 2010 Instructor: N. Vlajic 2 Medium Sharing Techniques Static Channelization FDMA TDMA Attempt to produce an orderly access

More information

Contents. Basic Concepts. Histogram of CPU-burst Times. Diagram of Process State CHAPTER 5 CPU SCHEDULING. Alternating Sequence of CPU And I/O Bursts

Contents. Basic Concepts. Histogram of CPU-burst Times. Diagram of Process State CHAPTER 5 CPU SCHEDULING. Alternating Sequence of CPU And I/O Bursts Contents CHAPTER 5 CPU SCHEDULING Basic Concepts Scheduling Criteria Scheduling Algorithms Multiple-Processor Scheduling Real-Time Scheduling Basic Concepts Maximum CPU utilization obtained with multiprogramming

More information

EECS 473. Review etc.

EECS 473. Review etc. EECS 473 Review etc. Nice job folks Projects went well. Last groups demoed on Sunday. Due date issues Assignment 2 and the Final Report are both due today. There was some communication issues with due

More information

Maximizing the execution rate of low-criticality tasks in mixed-criticality system

Maximizing the execution rate of low-criticality tasks in mixed-criticality system Maximizing the execution rate of low-criticality tasks in mixed-criticality system Mathieu Jan, Lilia Zaourar CEA LIST LaSTRE Maurice Pitel Schneider Electric Industries www.cea.fr Cliquez Motivation pour

More information

Towards Real-Time Volunteer Distributed Computing

Towards Real-Time Volunteer Distributed Computing Towards Real-Time Volunteer Distributed Computing Sangho Yi 1, Emmanuel Jeannot 2, Derrick Kondo 1, David P. Anderson 3 1 INRIA MESCAL, 2 RUNTIME, France 3 UC Berkeley, USA Motivation Push towards large-scale,

More information

Multiple Clock and Voltage Domains for Chip Multi Processors

Multiple Clock and Voltage Domains for Chip Multi Processors Multiple Clock and Voltage Domains for Chip Multi Processors Efraim Rotem- Intel Corporation Israel Avi Mendelson- Microsoft R&D Israel Ran Ginosar- Technion Israel institute of Technology Uri Weiser-

More information

MIT Wireless Gigabit Local Area Network WiGLAN

MIT Wireless Gigabit Local Area Network WiGLAN MIT Wireless Gigabit Local Area Network WiGLAN Charles G. Sodini Department of Electrical Engineering and Computer Science Room 39-527 Phone (617) 253-4938 E-Mail: sodini@mit.edu Sponsors: MARCO, SRC,

More information

TABLE OF CONTENTS CHAPTER NO. TITLE PAGE NO. LIST OF TABLES LIST OF FIGURES LIST OF SYMBOLS AND ABBREVIATIONS

TABLE OF CONTENTS CHAPTER NO. TITLE PAGE NO. LIST OF TABLES LIST OF FIGURES LIST OF SYMBOLS AND ABBREVIATIONS vi TABLE OF CONTENTS CHAPTER TITLE PAGE ABSTRACT LIST OF TABLES LIST OF FIGURES LIST OF SYMBOLS AND ABBREVIATIONS iii viii x xiv 1 INTRODUCTION 1 1.1 DISK SCHEDULING 1 1.2 WINDOW-CONSTRAINED SCHEDULING

More information

Task Allocation: Motivation-Based. Dr. Daisy Tang

Task Allocation: Motivation-Based. Dr. Daisy Tang Task Allocation: Motivation-Based Dr. Daisy Tang Outline Motivation-based task allocation (modeling) Formal analysis of task allocation Motivations vs. Negotiation in MRTA Motivations(ALLIANCE): Pro: Enables

More information

Ramon Canal NCD Master MIRI. NCD Master MIRI 1

Ramon Canal NCD Master MIRI. NCD Master MIRI 1 Wattch, Hotspot, Hotleakage, McPAT http://www.eecs.harvard.edu/~dbrooks/wattch-form.html http://lava.cs.virginia.edu/hotspot http://lava.cs.virginia.edu/hotleakage http://www.hpl.hp.com/research/mcpat/

More information

Sensor Network Platforms and Tools

Sensor Network Platforms and Tools Sensor Network Platforms and Tools 1 AN OVERVIEW OF SENSOR NODES AND THEIR COMPONENTS References 2 Sensor Node Architecture 3 1 Main components of a sensor node 4 A controller Communication device(s) Sensor(s)/actuator(s)

More information

N E T W O R K UPGRADE SOLUTIONS UPGRADE YOUR MPT NETWORK YOUR WAY

N E T W O R K UPGRADE SOLUTIONS UPGRADE YOUR MPT NETWORK YOUR WAY N E T W O R K UPGRADE SOLUTIONS UPGRADE YOUR MPT NETWORK YOUR WAY It s a fact that circuit-switched analog networks are becoming obsolete, as agencies move to IP-based networks. At the same time, the very

More information

When to use an FPGA to prototype a controller and how to start

When to use an FPGA to prototype a controller and how to start When to use an FPGA to prototype a controller and how to start Mark Corless, Principal Application Engineer, Novi MI Brad Hieb, Principal Application Engineer, Novi MI 2015 The MathWorks, Inc. 1 When to

More information

EECS 473. Review etc.

EECS 473. Review etc. EECS 473 Review etc. Nice job folks Projects went well. Was nervous until the last minute, but things came out well. Same thing in 470 btw. Still have a demo to do due to snow delay, but otherwise all

More information

1 0 / 1 1 / Due : Fri. Nov. 2 nd / Mon. Nov. 5

1 0 / 1 1 / Due : Fri. Nov. 2 nd / Mon. Nov. 5 ENGG*4420 Real Time System Design Lab 3: Embedded Real-Time Controller of a Hot Air Plant using RTOS µc/os-ii on Altera NIOS II TA: Matthew Mayhew (mmayhew@uoguelph.ca) Due : Fri. Nov. 2 nd / Mon. Nov.

More information

Enabling ECN in Multi-Service Multi-Queue Data Centers

Enabling ECN in Multi-Service Multi-Queue Data Centers Enabling ECN in Multi-Service Multi-Queue Data Centers Wei Bai, Li Chen, Kai Chen, Haitao Wu (Microsoft) SING Group @ Hong Kong University of Science and Technology 1 Background Data Centers Many services

More information

Simulative Comparison of MPLS Protection Switching vs. OSPF Re-routing

Simulative Comparison of MPLS Protection Switching vs. OSPF Re-routing C O R P O R A T E T E C H N O L O Y Simulative Comparison of MPLS Protection Switching vs. OSPF Re-routing nformation & Sandrine PASQUALINI Antoine FROT Andreas Iselt Andreas Kirstädter C O R P O R A T

More information

PREPARATORY ACTION ON DEFENCE RESEARCH

PREPARATORY ACTION ON DEFENCE RESEARCH PREPARATORY ACTION ON DEFENCE RESEARCH SESSION Effects INFODAY AND BROKERAGE EVENT 12 APRIL 2018 PREPARATORY ACTION ON DEFENCE RESEARCH Call Text presentation RA Topic Call PADR-EF-02-2018 PADR-EF-02-2018

More information

CPU Resource Management and Noise Filtering for PID Control

CPU Resource Management and Noise Filtering for PID Control CPU Resource Management and Noise Filtering for PID Control Romero Segovia, Vanessa Published: 2014-01-01 Document Version Publisher's PDF, also known as Version of record Link to publication Citation

More information

Case Study. Nikon by Kanban. "Varnish API & Web Acceleration, it s lightning fast, and flexible"

Case Study. Nikon by Kanban. Varnish API & Web Acceleration, it s lightning fast, and flexible Case Study Nikon by Kanban "Varnish API & Web Acceleration, it s lightning fast, and flexible" About Nikon Nikon is the world leader in digital imaging, precision optics and photo imaging technology and

More information

Energy-Efficient Scheduling of Real-Time Tasks on Heterogeneous Multicores Using Task Splitting

Energy-Efficient Scheduling of Real-Time Tasks on Heterogeneous Multicores Using Task Splitting 6 IEEE 22nd International Conference on Embedded and Real-Time Computing Systems and Applications Energy-Efficient Scheduling of Real-Time Tasks on Heterogeneous Multicores Using Task Splitting Di Liu,

More information

Arduino Platform Capabilities in Multitasking. environment.

Arduino Platform Capabilities in Multitasking. environment. 7 th International Scientific Conference Technics and Informatics in Education Faculty of Technical Sciences, Čačak, Serbia, 25-27 th May 2018 Session 3: Engineering Education and Practice UDC: 004.42

More information

Leakage Power Minimization in Deep-Submicron CMOS circuits

Leakage Power Minimization in Deep-Submicron CMOS circuits Outline Leakage Power Minimization in Deep-Submicron circuits Politecnico di Torino Dip. di Automatica e Informatica 1019 Torino, Italy enrico.macii@polito.it Introduction. Design for low leakage: Basics.

More information

COMET DISTRIBUTED ELEVATOR CONTROLLER CASE STUDY

COMET DISTRIBUTED ELEVATOR CONTROLLER CASE STUDY COMET DISTRIBUTED ELEVATOR CONTROLLER CASE STUDY System Description: The distributed system has multiple nodes interconnected via LAN and all communications between nodes are via loosely coupled message

More information

Distributed Thermal Management for Embedded Heterogeneous MPSoCs with Dedicated Hardware Accelerators

Distributed Thermal Management for Embedded Heterogeneous MPSoCs with Dedicated Hardware Accelerators Distributed Thermal Management for Embedded Heterogeneous MPSoCs with Dedicated Hardware Accelerators Yen-Kuan Wu Electrical and Computer Engineering Dept. University of California at San Diego La Jolla

More information

Istituto Superiore Mario Boella, via P. C. Boggio 61, Torino - Italy

Istituto Superiore Mario Boella, via P. C. Boggio 61, Torino - Italy ECOC 2015 Paper Mo.3.4.3 Demonstration of upstream WDM+FDMA PON and real time implementation on an FPGA platform S. Straullu (1), P. Savio (1), A. Nespola (1), J. Chang (2) V. Ferrero (2), R. Gaudino (2),

More information

Power of Realtime 3D-Rendering. Raja Koduri

Power of Realtime 3D-Rendering. Raja Koduri Power of Realtime 3D-Rendering Raja Koduri 1 We ate our GPU cake - vuoi la botte piena e la moglie ubriaca And had more too! 16+ years of (sugar) high! In every GPU generation More performance and performance-per-watt

More information

Aimsun Next User's Manual

Aimsun Next User's Manual Aimsun Next User's Manual 1. A quick guide to the new features available in Aimsun Next 8.3 1. Introduction 2. Aimsun Next 8.3 Highlights 3. Outputs 4. Traffic management 5. Microscopic simulator 6. Mesoscopic

More information

Hello, and welcome to this presentation of the STM32 Digital Filter for Sigma-Delta modulators interface. The features of this interface, which

Hello, and welcome to this presentation of the STM32 Digital Filter for Sigma-Delta modulators interface. The features of this interface, which Hello, and welcome to this presentation of the STM32 Digital Filter for Sigma-Delta modulators interface. The features of this interface, which behaves like ADC with external analog part and configurable

More information

Audio Hub Evolution. May

Audio Hub Evolution. May Audio Hub Evolution Audio Hubs A History What is an audio hub? Featurerich audio IC originally designed for mobile phones Integrates all necessary mixedsignal and analogue audio functions ADCs, DACs, mixers,

More information

Unit 1 Introduction to Spread- Spectrum Systems. Department of Communication Engineering, NCTU 1

Unit 1 Introduction to Spread- Spectrum Systems. Department of Communication Engineering, NCTU 1 Unit 1 Introduction to Spread- Spectrum Systems Department of Communication Engineering, NCTU 1 What does it mean by spread spectrum communications Spread the energy of an information bit over a bandwidth

More information

Pushing the rule engine to its limits with Drools Planner. Geoffrey De Smet

Pushing the rule engine to its limits with Drools Planner. Geoffrey De Smet Pushing the rule engine to its limits with Drools Planner Geoffrey De Smet Agenda Drools Platform overview Use cases Bin packaging What is NP complete? Employee shift rostering Hard and soft constraints

More information

Trends in Software and Control

Trends in Software and Control Trends in Software and Control Sanz, Ricardo; Årzén, Karl-Erik Published in: Control Systems Magazine DOI: 10.1109/MCS.2003.1200238 Published: 2003-01-01 Link to publication Citation for published version

More information

Real Time System Applications in Spread Spectrum Communication: A Literature Review

Real Time System Applications in Spread Spectrum Communication: A Literature Review , pp.27-32 http://dx.doi.org/10.14257/ijsip.2014.7.1.03 Real Time System Applications in Spread Spectrum Communication: A Literature Review Shahid Latif Department of Computer Science & IT Sarhad University

More information

Scheduling. Radek Mařík. April 28, 2015 FEE CTU, K Radek Mařík Scheduling April 28, / 48

Scheduling. Radek Mařík. April 28, 2015 FEE CTU, K Radek Mařík Scheduling April 28, / 48 Scheduling Radek Mařík FEE CTU, K13132 April 28, 2015 Radek Mařík (marikr@fel.cvut.cz) Scheduling April 28, 2015 1 / 48 Outline 1 Introduction to Scheduling Methodology Overview 2 Classification of Scheduling

More information

User Experience Specialist

User Experience Specialist User Experience Specialist Location London Department Supporter and Community Partnerships Reports to (Job Title) Digital Supporter Engagement Lead (tbc) Salary Band D Matrix manager (if applicable) Role

More information

Embedded Systems. 9. Power and Energy. Lothar Thiele. Computer Engineering and Networks Laboratory

Embedded Systems. 9. Power and Energy. Lothar Thiele. Computer Engineering and Networks Laboratory Embedded Systems 9. Power and Energy Lothar Thiele Computer Engineering and Networks Laboratory General Remarks 9 2 Power and Energy Consumption Statements that are true since a decade or longer: Power

More information

Agile Low-Noise Frequency Synthesizer A. Ridenour R. Aurand Spectrum Microwave

Agile Low-Noise Frequency Synthesizer A. Ridenour R. Aurand Spectrum Microwave Agile Low-Noise Frequency Synthesizer A. Ridenour R. Aurand Spectrum Microwave Abstract Simultaneously achieving low phase noise, fast switching speed and acceptable levels of spurious outputs in microwave

More information

Chapter 12. Cross-Layer Optimization for Multi- Hop Cognitive Radio Networks

Chapter 12. Cross-Layer Optimization for Multi- Hop Cognitive Radio Networks Chapter 12 Cross-Layer Optimization for Multi- Hop Cognitive Radio Networks 1 Outline CR network (CRN) properties Mathematical models at multiple layers Case study 2 Traditional Radio vs CR Traditional

More information

PoC #1 On-chip frequency generation

PoC #1 On-chip frequency generation 1 PoC #1 On-chip frequency generation This PoC covers the full on-chip frequency generation system including transport of signals to receiving blocks. 5G frequency bands around 30 GHz as well as 60 GHz

More information

Exploiting Synchronous and Asynchronous DVS

Exploiting Synchronous and Asynchronous DVS Exploiting Synchronous and Asynchronous DVS for Feedback EDF Scheduling on an Embedded Platform YIFAN ZHU and FRANK MUELLER, North Carolina State University Contemporary processors support dynamic voltage

More information

AGS20 series Product Leaflet

AGS20 series Product Leaflet Product Leaflet Universal Aggregation Platform Evolutions of the RAN are the main driver for changes in microwave products, like LTE requiring increased throughput and densification of the network, Small

More information

Formation Flying What s Coming Up

Formation Flying What s Coming Up Formation Flying What s Coming Up Research & Development directions for Formation Flying simulation and AIV In cooperation with CNES and Estec Fernand Quartier Mathieu Joubert Summary Coming up: Formation

More information

LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS

LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS LOW-POWER SOFTWARE-DEFINED RADIO DESIGN USING FPGAS Charlie Jenkins, (Altera Corporation San Jose, California, USA; chjenkin@altera.com) Paul Ekas, (Altera Corporation San Jose, California, USA; pekas@altera.com)

More information

Modeling & Simulation Capability for Consequence Management

Modeling & Simulation Capability for Consequence Management Modeling & Simulation Capability for Consequence Management Vic Baker Advanced Systems Technologies Mid-Atlantic Technology, Research & Innovation Center (MATRIC) Morgantown, WV, USA vic.baker@matricresearch.com

More information

Architecting Systems of the Future, page 1

Architecting Systems of the Future, page 1 Architecting Systems of the Future featuring Eric Werner interviewed by Suzanne Miller ---------------------------------------------------------------------------------------------Suzanne Miller: Welcome

More information

Scheduling and Communication Synthesis for Distributed Real-Time Systems

Scheduling and Communication Synthesis for Distributed Real-Time Systems Scheduling and Communication Synthesis for Distributed Real-Time Systems Department of Computer and Information Science Linköpings universitet 1 of 30 Outline Motivation System Model and Architecture Scheduling

More information

William Milam Ford Motor Co

William Milam Ford Motor Co Sharing technology for a stronger America Verification Challenges in Automotive Embedded Systems William Milam Ford Motor Co Chair USCAR CPS Task Force 10/20/2011 What is USCAR? The United States Council

More information

Computational Efficiency of the GF and the RMF Transforms for Quaternary Logic Functions on CPUs and GPUs

Computational Efficiency of the GF and the RMF Transforms for Quaternary Logic Functions on CPUs and GPUs 5 th International Conference on Logic and Application LAP 2016 Dubrovnik, Croatia, September 19-23, 2016 Computational Efficiency of the GF and the RMF Transforms for Quaternary Logic Functions on CPUs

More information

Console Architecture 1

Console Architecture 1 Console Architecture 1 Overview What is a console? Console components Differences between consoles and PCs Benefits of console development The development environment Console game design PS3 in detail

More information

Distributed spectrum sensing in unlicensed bands using the VESNA platform. Student: Zoltan Padrah Mentor: doc. dr. Mihael Mohorčič

Distributed spectrum sensing in unlicensed bands using the VESNA platform. Student: Zoltan Padrah Mentor: doc. dr. Mihael Mohorčič Distributed spectrum sensing in unlicensed bands using the VESNA platform Student: Zoltan Padrah Mentor: doc. dr. Mihael Mohorčič Agenda Motivation Theoretical aspects Practical aspects Stand-alone spectrum

More information

Using an FPGA based system for IEEE 1641 waveform generation

Using an FPGA based system for IEEE 1641 waveform generation Using an FPGA based system for IEEE 1641 waveform generation Colin Baker EADS Test & Services (UK) Ltd 23 25 Cobham Road Wimborne, Dorset, UK colin.baker@eads-ts.com Ashley Hulme EADS Test Engineering

More information

Hybrid Dynamic Thermal Management Based on Statistical Characteristics of Multimedia Applications

Hybrid Dynamic Thermal Management Based on Statistical Characteristics of Multimedia Applications Hybrid Dynamic Thermal Management Based on Statistical Characteristics of Multimedia Applications Inchoon Yeo and Eun Jung Kim Department of Computer Science Texas A&M University College Station, TX 778

More information

Interfacing ACT-R with External Simulations

Interfacing ACT-R with External Simulations Interfacing with External Simulations Eric Biefeld, Brad Best, Christian Lebiere Human-Computer Interaction Institute Carnegie Mellon University We Have Integrated With Several External Simulations and

More information

Cognitive Wireless Network : Computer Networking. Overview. Cognitive Wireless Networks

Cognitive Wireless Network : Computer Networking. Overview. Cognitive Wireless Networks Cognitive Wireless Network 15-744: Computer Networking L-19 Cognitive Wireless Networks Optimize wireless networks based context information Assigned reading White spaces Online Estimation of Interference

More information

of the 1989 International Conference on Systolic Arrays, Killarney, Ireland Architectures using four state coding, a data driven technique for

of the 1989 International Conference on Systolic Arrays, Killarney, Ireland Architectures using four state coding, a data driven technique for - Proceedings of the 1989 International Conference on Systolic Arrays, Killarney, Ireland EXPLOITING THE INHERENT FAULT ARRAYS. TOLERANCE OF ASYNCHRONOUS Rodney Me GoodmAn Anthony McAuley Kathleen Kramer

More information

Real-Time Systems Hermann Härtig Introduction

Real-Time Systems Hermann Härtig Introduction Real-Time Systems Hermann Härtig Introduction 08/10/10 Organisation Issues Web-Page http://os.inf.tu-dresden.de/studium/rts/ Subscribe to the mailing list!!! Time 3 SWS: 2 lectures + 1 exercises Thursday,

More information

USING THE GAME BOY ADVANCE TO TEACH COMPUTER SYSTEMS AND ARCHITECTURE *

USING THE GAME BOY ADVANCE TO TEACH COMPUTER SYSTEMS AND ARCHITECTURE * USING THE GAME BOY ADVANCE TO TEACH COMPUTER SYSTEMS AND ARCHITECTURE * Ian Finlayson Assistant Professor of Computer Science University of Mary Washington Fredericksburg, Virginia ABSTRACT This paper

More information

Power Management in Multicore Processors through Clustered DVFS

Power Management in Multicore Processors through Clustered DVFS Power Management in Multicore Processors through Clustered DVFS A THESIS SUBMITTED TO THE FACULTY OF THE GRADUATE SCHOOL OF THE UNIVERSITY OF MINNESOTA BY Tejaswini Kolpe IN PARTIAL FULFILLMENT OF THE

More information