Scheduling and Optimization of Fault-Tolerant Embedded Systems

Size: px
Start display at page:

Download "Scheduling and Optimization of Fault-Tolerant Embedded Systems"

Transcription

1 Scheduling and Optimization of Fault-Tolerant Embedded Systems, Viacheslav Izosimov, Paul Pop *, Zebo Peng Department of Computer and Information Science (IDA) Linköping University * Department of Informatics and Mathematical Modelling Technical University of Denmark 1

2 We want systems to be fault tolerant! 2

3 We want systems to be fault tolerant! Safety critical 3

4 We want systems to be fault tolerant! QoS should not deteriorate (too much)! 4

5 Real-Time: Time constraints have to be satisfied even in the presence of faults 5

6 Permanent faults Transient/Intermittent faults 6

7 Permanent faults Transient/Intermittent faults 7

8 Permanent faults Transient/Intermittent faults Increasing susceptibility to transient faults: Shrinking transistor size Increasing frequency Increasing temperature Decreasing supply voltage... 8

9 Permanent faults Transient/Intermittent faults Increasing susceptibility to transient faults: Shrinking transistor size Increasing frequency Increasing temperature Decreasing supply voltage... Sources of transient faults: Electromagnetic interferences Crosstalk Ground bounce Radiation by - cosmic particles - packaging material Power supply fluctuations... 9

10 The potential number of transient faults is large! It is larger than that of permanent faults! 10

11 The potential number of transient faults is large! It is larger than that of permanent faults! Specific approaches are needed in order to achieve cost efficient fault tolerant systems in the context of such an increased number of transient faults! 11

12 In this talk System-level perspective Fault tolerant systems with real-time constraints Transient processor faults Fault tolerance techniques considered software replication re-execution checkpointing 12

13 In this talk System-level perspective Fault tolerant systems with real-time constraints Transient processor faults Fault tolerance techniques considered software replication re-execution checkpointing Problem focus: System-level optimization and scheduling - time constraints are satisfied - required fault tolerance is achieved - limited amount of resources available 13

14 Outline Overall Flow, Application and System Model Fault Tolerance Policy Assignment Transparency Re-execution and Checkpointing Generation of Fault-Tolerant Schedules Cross-layer Optimization with Hardening Alternatives Conclusions 14

15 Overall Flow m 2 m1 Process graphs Periods, deadlines Max. nr. of faults Overheads 15

16 Overall Flow m 2 m1 m 2 m 1 Fault tolerance policies Transparency 16

17 Overall Flow m 2 m1 m 2 m 1 Mapping of processes and replicas 17

18 Overall Flow m 2 m1 m 2 m 1 Fault-Tolerant Conditional Process Graph 18

19 Overall Flow m 2 m1 m 2 m 1 Schedule tables N 1 true F F F F P 1 F P F 1 F P F F 1 P1 P m m

20 Overall Flow m 2 m1 m 2 m 1 N 1 true F F F F P 1 F P F 1 F P F F 1 P1 P m m Optimized - Mapping&Schedule - Fault tolerance policy assignment - Checkpointing 20

21 An application is modelled as a set of process graphs: Application Model Γ 1 Period: T Γ1 Deadline: D Γ1 Γ 2 Period: T Γ2 Deadline: D Γ2 Γ 3 Period: T Γ3 Deadline: D Γ3 21

22 An application is modelled as a set of process graphs: p 0 Application Model p 2 p 6 p 1 p 3 WCETτ 3 δτ 3 p 12 p 11 p 13 p 4 p 5 p 7 p 8 p 9 p 10 p 14 p 15 p 16 p 17 p 32 Γ 1 Period: T Γ1 Deadline: D Γ1 Γ 2 Period: T Γ2 Deadline: D Γ2 Γ 3 Period: T Γ3 Deadline: D Γ3 22

23 System Model Fault tolerant TDMA bus 23

24 System Model Fault tolerant TDMA bus Max. k transient faults can occur during one operation cycle 24

25 System Model Fault tolerant TDMA bus Max. k transient faults can occur during one operation cycle Error detection overhead Overheads: Recovery overhead Checkpointing overhead 25

26 Fault Tolerance Policies k = 2 Error detection overhead Recovery overhead Re-execution 26

27 Fault Tolerance Policies k = 2 Error detection overhead Recovery overhead Re-execution Replication 27

28 Fault Tolerance Policies k = 2 Error detection overhead Recovery overhead Re-execution Replication Re-execution&Replication 28

29 Outline Overall Flow, Application and System Model Fault Tolerance Policy Assignment Transparency Re-execution and Checkpointing Generation of Fault-Tolerant Schedules Cross-layer Optimization with Hardening Alternatives Conclusions 29

30 Fault Tolerance Policy Assignment m 2 m 1 P2 P4 k = 1 N 1 N 2 N 1 N m 1 : 10 m 2 : 10 : 10 : 5 : in WCET 30

31 Fault Tolerance Policy Assignment m 2 m 1 P2 P4 k = 1 N 1 N 2 Replication N 1 N 2 N 1 N m 1 : 10 m 2 : 10 : 10 : 5 : in WCET 31

32 Fault Tolerance Policy Assignment m 2 m 1 P2 P4 N 1 N 2 k = 1 N 1 N 2 N 1 N 2 bus m 2 N 1 N m 1 : 10 m 2 : 10 : 10 : 5 : in WCET Re-execution 32

33 Fault Tolerance Policy Assignment m 2 m 1 P2 P4 N 1 N 2 k = 1 N 1 N 2 N 1 N 2 bus m 2 N 1 N m 1 : 10 m 2 : 10 : 10 : 5 : in WCET N 1 N 2 bus m 2 Replication&Re-execution 33

34 Fault Tolerance Policy Assignment The Problem: Find a fault tolerance policy assignment such that, with the available amount of resources, it is possible to generate a schedule which in the worst case satisfies the imposed deadlines. 34

35 Transparency To what extent should fault occurrences in a certain part of the application affect the schedule of other parts? Should a fault occurrence be hidden, or should the system schedules be changed such as to optimally adapt to the new situation? 35

36 Transparency Transparency is good Easier to test, debug, verify Less complex schedules 36

37 Transparency Transparency is good It s not for free Easier to test, debug, verify Less complex schedules But Performance overhead: Longer schedules 37

38 Transparency Transparency is achieved by frozen processes/messages: their start time is the same in all alternative schedules. 38

39 Transparency Transparency is achieved by frozen processes/messages: their start time is the same in all alternative schedules. m 2 m 1 No transparency 39

40 Transparency Transparency is achieved by frozen processes/messages: their start time is the same in all alternative schedules. m 2 m 1 m 2 m 1 No transparency Full transparency 40

41 Transparency Transparency is achieved by frozen processes/messages: their start time is the same in all alternative schedules. m 2 m 1 m 2 m 1 m 2 m 1 No transparency Full transparency Customised transparency 41

42 Transparency N 1 N 2 N 1 N 2 30 X 20 X X 20 X 30 = 5 ms k = 2 m 2 m 1 42

43 Non-Transparent Schedule N 1 Fault free scenario N 2 bus m 1 m 2 N 1 N 2 N 1 N 2 30 X 20 X X 20 X 30 = 5 ms k = 2 m 2 m 1 43

44 Non-Transparent Schedule N 1 Fault free scenario N 2 bus m 1 m 2 N 1 Worst case scenario N 2 bus m 1 m 2 N 1 N 2 N 1 N 2 30 X 20 X X 20 X 30 = 5 ms k = 2 m 2 m 1 44

45 Non-Transparent Schedule N 1 Fault free scenario N 2 bus m 1 m 2 N 1 Worst case scenario N 2 bus m 1 m 2 N 1 N 2 N 1 N 2 Different start times in 30 X = 5 ms different scenarios. 20 X X 20 X 30 k = 2 m 2 m 1 45

46 Fully Transparent Schedule N 1 N 2 N 1 N 2 30 X 20 X X 20 X 30 = 5 ms k = 2 m 2 m 1 46

47 Fully Transparent Schedule N 1 Fault free scenario N 2 bus m 1 m 2 N 1 N 2 N 1 N 2 30 X 20 X X 20 X 30 = 5 ms k = 2 m 2 m 1 47

48 Fully Transparent Schedule N 1 Fault free scenario N 2 bus m 1 m 2 N 1 Worst case scenario N 2 bus m 1 m 2 N 1 N 2 N 1 N 2 30 X 20 X X 20 X 30 = 5 ms k = 2 m 2 m 1 48

49 Fully Transparent Schedule N 1 Fault free scenario N 2 bus m 1 m 2 N 1 Worst case scenario N 2 bus m 1 m 2 N 1 N 2 N 1 N 2 30 X 20 X X 20 X 30 Same start times = 5 ms in all scenarios. k = 2 m 2 m 1 49

50 Fully Transparent vs. Non-Transparent Schedule N 1 Non-transparent: WCS N 2 bus m 1 m 2 N 1 Fully transparent: WCS N 2 bus m 1 m 2 50

51 Customized Transparency N 1 N 2 N 1 N 2 30 X 20 X X 20 X 30 = 5 ms k = 2 m 2 m 1 51

52 Customized Transparency N 1 Customized transparency: WCS N 2 bus m 1 m 2 52

53 Customized Transparency N 1 Non-transparent: WCS N 2 bus m 1 m 2 N 1 Fully transparent: WCS N 2 bus m 1 m 2 N 1 Customized transparency: WCS N 2 bus m 1 m 2 53

54 Customized Transparency The Problem: Generate an efficient schedule with a customized degree of transparency, according to the designer s specification. For example: Isolate fault occurrences from one processor to another by freezing interprocessor messages. 54

55 Re-execution with Checkpointing Error detection overhead k = 1 Recovery overhead Checkpointing overhead Re-execution 55

56 Re-execution with Checkpointing Error detection overhead k = 1 Recovery overhead Checkpointing overhead Re-execution Re-execution with checkpointing Only this segment is re-executed 56

57 Checkpoint Optimization k = 2 5 ms (checkpointing) 10 ms (error detect.) 15 ms (recovery) C 1 = 50 ms 57

58 Checkpoint Optimization 1 P1 P1 P1 Number of checkpoints k = 2 5 ms (checkpointing) 10 ms (error detect.) 15 ms (recovery) C 1 = 50 ms 58

59 Checkpoint Optimization 1 P1 P1 P1 Number of checkpoints k = 2 5 ms (checkpointing) 10 ms (error detect.) 15 ms (recovery) C 1 = 50 ms 59

60 Checkpoint Optimization 1 P1 P1 P1 Number of checkpoints k = 2 5 ms (checkpointing) 10 ms (error detect.) 15 ms (recovery) C 1 = 50 ms 60

61 Checkpoint Optimization 1 P1 P1 P1 Number of checkpoints k = 2 5 ms (checkpointing) 10 ms (error detect.) 15 ms (recovery) C 1 = 50 ms 61

62 Checkpoint Optimization 1 P1 P1 P1 Number of checkpoints k = 2 5 ms (checkpointing) 10 ms (error detect.) 15 ms (recovery) C 1 = 50 ms

63 Checkpoint Optimization 1 P1 P1 P1 Number of checkpoints k = 2 5 ms (checkpointing) 10 ms (error detect.) 15 ms (recovery) C 1 = 50 ms

64 Checkpoint Optimization The optimal number of checkpoints for both and, if considered in isolation, is three! k = 2 m C 1 = 50 ms C 2 =60 ms 64

65 Checkpoint Optimization checkpoints k = 2 m C 1 = 50 ms C 2 =60 ms 65

66 Checkpoint Optimization checkpoints checkpoints! k = 2 m C 1 = 50 ms C 2 =60 ms 66

67 Checkpoint Optimization The Problem: Find the number of checkpoints for each process using re-execution, such that, with the available amount of resources, it is possible to generate a schedule which in the worst case satisfies the imposed deadlines. 67

68 Given: The Big Problem Application (set of process graphs) + imposed deadlines System architecture (processors, buses) Maximum number of transient faults Overheads (error detection, re-execution, checkpointing) Transparency requirements 68

69 Given: The Big Problem Application (set of process graphs) + imposed deadlines System architecture (processors, buses) Maximum number of transient faults Overheads (error detection, re-execution, checkpointing) Transparency requirements Find: Fault tolerance policy assignment for each process Number of checkpoints for processes to be re-executed Mapping of processes and of their replica Schedule 69

70 Given: The Big Problem Application (set of process graphs) + imposed deadlines System architecture (processors, buses) Maximum number of transient faults Overheads (error detection, re-execution, checkpointing) Transparency requirements Find: Fault tolerance policy assignment for each process Number of checkpoints for processes to be re-executed Mapping of processes and of their replica Schedule Such that: Deadlines are satisfied in the worst case 70

71 Given: Find: Such that: The Big Problem Application (set of process graphs) + imposed deadlines System architecture (processors, buses) Maximum number of transient faults Overheads (error detection, re-execution, checkpointing) A combination of greedy heuristics and tabu search based design space exploration. Transparency requirements Fault tolerance policy assignment for each process Number of checkpoints for processes to be re-executed Mapping of processes and of their replica Schedule Deadlines are satisfied in the worst case 71

72 Outline Overall Flow, Application and System Model Fault Tolerance Policy Assignment Transparency Re-execution and Checkpointing Generation of Fault-Tolerant Schedules Cross-layer Optimization with Hardening Alternatives Conclusions 72

73 Generation of Fault-Tolerant Schedules m 2 m 1 73

74 Generation of Fault-Tolerant Schedules m 2 m 1 k = 2 1 F P P F P4 2 F P F P1 1 m 1 2 m 1 4 P F 4 P4 4 5 F P4 4 F P4 1 1 F 1 P1 F P1 1 F P1 1 F P1 2 F 1 2 F P1 2 F 2 P S m 2 m 2 S 4 6 F 1 P2 1 2 F P2 1 F P F P2 4 m3 F P2 2 3 F P2 2 S 1 F P3 1 F P

75 Generation of Fault-Tolerant Schedules No faults Scenario F P F 1 m P1 1 F P1 2 1 F P2 1 1 m 2 m 1 F P4 1 S m 2 m 2 S m3 S 1 75

76 Generation of Fault-Tolerant Schedules Fault in and F P F 1 m P1 1 F P1 2 1 F P2 1 2 F P4 1 1 F P m 2 m 1 F P4 2 S m 2 m 2 S m3 S 1 76

77 Generation of Fault-Tolerant Schedules m 2 m 1 k = 2 1 F P P F P4 2 F P F P1 1 m 1 2 m 1 4 P F 4 P4 4 5 F P4 4 F P4 1 1 F 1 P1 F P1 1 F P1 1 F P1 2 F 1 2 F P1 2 F 2 P S m 2 m 2 S 4 6 F 1 P2 1 2 F P2 1 F P F P2 4 m3 F P2 2 3 F P2 2 S 1 F P3 1 F P

78 Schedule Table N 1 true F F F P F FP F 1 F P F F 1 P1 P m m

79 Schedule Table N 1 true F F F P F FP F 1 F P F F 1 P1 P m m

80 Schedule Table N 1 true F F F P F FP F 1 F P F F 1 P1 P m m

81 Generation of Fault-Tolerant Schedules Trade-offs Worst case schedule length vs Schedule tables size vs Transparency vs Schedule generation time 81

82 Generation of Fault-Tolerant Schedules 60 processes k=1 k=2 k=3 Max. nr. of faults Transparency 100% % 50% 25% 0% Size of schedule tables (K) Increased transparency Smaller schedule table 82

83 Generation of Fault-Tolerant Schedules 60 processes k=1 k=2 k=3 Max. nr. of faults Transparency 100% 75% 50% 25% 0% Schedule length overhead (%) Increased transparency Longer schedule 83

84 Generation of Fault-Tolerant Schedules Maintain the same ordering in all fault scenarios 84

85 Generation of Fault-Tolerant Schedules Maintain the same ordering in all fault scenarios Extremely(!) small size of schedule tables Very low schedule generation time 85

86 Generation of Fault-Tolerant Schedules Maintain the same ordering in all fault scenarios Extremely(!) small size of schedule tables Very low schedule generation time ~15% longer schedules 86

87 Outline Overall Flow, Application and System Model Fault Tolerance Policy Assignment Transparency Re-execution and Checkpointing Generation of Fault-Tolerant Schedules Cross-layer Optimization with Hardening Alternatives Conclusions 87

88 Optimization with Hardening Alternatives Where comes that mystical k from? 88

89 Optimization with Hardening Alternatives Where comes that mystical k from? γ : maximum probability of system failure in time unit (hour). Reliability goal: ρ = 1- γ 89

90 Optimization with Hardening Alternatives Where comes that mystical k from? γ : maximum probability of system failure in time unit (hour). Reliability goal: ρ = 1- γ Mapped application Rel. goal: ρ Process failure probability: p i SFP k 90

91 Optimization with Hardening Alternatives For processors with different hardening level the p i is different. Mapped application Rel. goal: ρ Process failure probability: p i SFP k 91

92 Optimization with Hardening Alternatives Reliability goal: ρ = 1 - γ = N 1 Period: T = 360 ms Period T = 360 ms 92

93 Optimization with Hardening Alternatives Hardening versions of computation node N 1 N 1 N 1 h = 1 h = 2 h = 3 t p t p t p Period T = 360 ms Cost Increase in reliability Decrease in process failure probabilities 93

94 Optimization with Hardening Alternatives Worst-case execution times are increased Hardening performance degradation (HPD) N 1 N 1 h = 1 80 h = 2 h = 3 t p t p t p Period T = 360 ms Cost Cost is increased with more hardening! 94

95 Optimization with Hardening Alternatives N 1 h = 1 80 h = 2 h = 3 t p t p t p N 1 Cost k=6 k=2 k=1 Period T = 360 ms 95

96 Optimization with Hardening Alternatives N 1 h = 1 80 h = 2 h = 3 t p t p t p N 1 Cost k=6 k=2 k=1 Period T = 360 ms 1 N 1 /1 /2 /3 /4 /5 /6 /7 2 N 1 /1 /2 /3 3 N 1 /1 /2 96

97 Optimization with Hardening Alternatives N 1 h = 1 80 h = 2 h = 3 t p t p t p N 1 Cost k=6 k=2 k=1 Period T = 360 ms 1 N 1 /1 /2 /3 /4 /5 /6 /7 2 N 1 /1 /2 /3 3 N 1 /1 /2 97

98 Optimization with Hardening Alternatives The Problem: Find the hardening level of each node, the mapping, fault tolerance policy assignment and number of checkpoints for each process, and generate a system schedule, such that the deadlines, reliability goal, and cost constraint are satisfied. 98

99 Cross-layer Fault Tolerance Optimization Application Compiler Efficient fault-tolerance needs a crosslayer approach: Operating System Instruction set All layers are involved Application specific cross-layer trade-offs Micro-architecture Component Circuit 99

100 Design optimization of fault tolerant real-time systems: Conclusions Fault Tolerance Policy assignment Transparency Checkpoint optimization Schedule generation Optimization with hardening alternatives (cross-layer); 100

101 Design optimization of fault tolerant real-time systems: Conclusions Fault Tolerance Policy assignment Transparency Checkpoint optimization Schedule generation Optimization with hardening alternatives Efficient system-level design techniques can help to meet real-time and fault tolerance requirements in the context of limited amount of resources. 101

102 Fault Tolerance Policy Assignment Average deviation of schedule length (%) Mapping and policy assignment Number of processes 102

103 Fault Tolerance Policy Assignment Average deviation of schedule length (%) Mapping and re-execution Mapping and policy assignment Number of processes 103

104 Fault Tolerance Policy Assignment Average deviation of schedule length (%) Mapping and replication Mapping and re-execution Mapping and policy assignment Number of processes 104

105 Checkpoint Optimization Average deviation of schedule length (%) 40% 30% 20% 10% 0% Local Optimization of Checkpoints Number of processes 105

106 Checkpoint Optimization Average deviation of schedule length (%) 40% 30% 20% 10% 0% Global Optimization of Checkpoints Local Optimization of Checkpoints Number of processes 106

107 Design optimization of fault tolerant real-time systems. Conclusions Fault Tolerance Policy assignment Transparency Checkpoint optimization Schedule generation 107

108 Design optimization of fault tolerant real-time systems. Conclusions Fault Tolerance Policy assignment Transparency Checkpoint optimization Schedule generation Efficient system-level design techniques can help to meet real-time and fault tolerance requirements in the context of limited amount of resources. 108

Scheduling and Communication Synthesis for Distributed Real-Time Systems

Scheduling and Communication Synthesis for Distributed Real-Time Systems Scheduling and Communication Synthesis for Distributed Real-Time Systems Department of Computer and Information Science Linköpings universitet 1 of 30 Outline Motivation System Model and Architecture Scheduling

More information

Using Variable-MHz Microprocessors to Efficiently Handle Uncertainty in Real-Time Systems

Using Variable-MHz Microprocessors to Efficiently Handle Uncertainty in Real-Time Systems Using Variable-MHz Microprocessors to Efficiently Handle Uncertainty in Real-Time Systems Eric Rotenberg Center for Embedded Systems Research (CESR) Department of Electrical & Computer Engineering North

More information

Efficiency of Dynamic Arbitration in TDMA Protocols

Efficiency of Dynamic Arbitration in TDMA Protocols Efficiency of Dynamic Arbitration in TDMA Protocols April 22, 2005 Jens Chr. Lisner Introduction Arbitration methods in TDMA-based protocols Static arbitration C1 C1 C2 C2 fixed length of slots fixed schedule

More information

Timing Analysis of the FlexRay Communication Protocol

Timing Analysis of the FlexRay Communication Protocol Downloaded from orbit.dtu.dk on: May 09, 2018 Timing Analysis of the FlexRay Communication Protocol Pop, Traian; Pop, Paul; Eles, Petru; Peng, Zebo Published in: Euromicro Conference on Real-Time Systems

More information

Efficient Recovery Algorithms for Wireless Mesh Networks with Cognitive Radios

Efficient Recovery Algorithms for Wireless Mesh Networks with Cognitive Radios Efficient Recovery Algorithms for Wireless Mesh Networks with Cognitive Radios Roberto Hincapie, Li Zhang, Jian Tang, Guoliang Xue, Richard S. Wolff and Roberto Bustamante Abstract Cognitive radios allow

More information

Scheme for Optical Network Recovery Schedule to Restore Virtual Networks after a Disaster

Scheme for Optical Network Recovery Schedule to Restore Virtual Networks after a Disaster Scheme for Optical Network Recovery Schedule to Restore Virtual Networks after a Disaster Chen Ma 1,2, Jie Zhang 1, Yongli Zhao 1, M. Farhan Habib 2 1. Beijing University of Posts and Telecommunications

More information

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab. On-Line Testing 2

Y. Tsiatouhas. VLSI Systems and Computer Architecture Lab. On-Line Testing 2 CMOS INTEGRATE CIRCUIT ESIGN TECHNIUES University of Ioannina On Line Testing ept. of Computer Science and Engineering Y. Tsiatouhas CMOS Integrated Circuit esign Techniques Overview. Reliability issues

More information

Low Power Radiation Tolerant CMOS Design using Commercial Fabrication Processes

Low Power Radiation Tolerant CMOS Design using Commercial Fabrication Processes Low Power Radiation Tolerant CMOS Design using Commercial Fabrication Processes Amir Hasanbegovic (amirh@ifi.uio.no) Nanoelectronics Group, Dept. of Informatics, University of Oslo November 5, 2010 Overview

More information

EECS 498 Introduction to Distributed Systems

EECS 498 Introduction to Distributed Systems EECS 498 Introduction to Distributed Systems Fall 2017 Harsha V. Madhyastha Replicated State Machine Replica 2 Replica 1 Replica 3 Are we done now that we have logical clocks? Failures! Clients September

More information

Low Power System-On-Chip-Design Chapter 12: Physical Libraries

Low Power System-On-Chip-Design Chapter 12: Physical Libraries 1 Low Power System-On-Chip-Design Chapter 12: Physical Libraries Friedemann Wesner 2 Outline Standard Cell Libraries Modeling of Standard Cell Libraries Isolation Cells Level Shifters Memories Power Gating

More information

Dependable Communication Synthesis for Distributed Embedded Systems *

Dependable Communication Synthesis for Distributed Embedded Systems * Dependable Communication Synthesis for Distributed Embedded Systems * Nagarajan Kandasamy 1, John P. Hayes 2, and Brian T. Murray 3 1 Institute for Software Integrated Systems, Vanderbilt University, Nashville,

More information

VLSI System Testing. Outline

VLSI System Testing. Outline ECE 538 VLSI System Testing Krish Chakrabarty System-on-Chip (SOC) Testing ECE 538 Krish Chakrabarty 1 Outline Motivation for modular testing of SOCs Wrapper design IEEE 1500 Standard Optimization Test

More information

A Novel Encoding Scheme for Cross-Talk Effect Minimization Using Error Detecting and Correcting Codes

A Novel Encoding Scheme for Cross-Talk Effect Minimization Using Error Detecting and Correcting Codes International Journal of Electronics and Electrical Engineering Vol. 2, No. 4, December, 2014 A Novel Encoding Scheme for Cross-Talk Effect Minimization Using Error Detecting and Correcting Codes Souvik

More information

Energy Efficient Scheduling Techniques For Real-Time Embedded Systems

Energy Efficient Scheduling Techniques For Real-Time Embedded Systems Energy Efficient Scheduling Techniques For Real-Time Embedded Systems Rabi Mahapatra & Wei Zhao This work was done by Rajesh Prathipati as part of his MS Thesis here. The work has been update by Subrata

More information

Reduce Power Consumption for Digital Cmos Circuits Using Dvts Algoritham

Reduce Power Consumption for Digital Cmos Circuits Using Dvts Algoritham IOSR Journal of Electrical and Electronics Engineering (IOSR-JEEE) e-issn: 2278-1676,p-ISSN: 2320-3331, Volume 10, Issue 5 Ver. II (Sep Oct. 2015), PP 109-115 www.iosrjournals.org Reduce Power Consumption

More information

A Novel Radiation Tolerant SRAM Design Based on Synergetic Functional Component Separation for Nanoscale CMOS.

A Novel Radiation Tolerant SRAM Design Based on Synergetic Functional Component Separation for Nanoscale CMOS. A Novel Radiation Tolerant SRAM Design Based on Synergetic Functional Component Separation for Nanoscale CMOS. Abstract This paper presents a novel SRAM design for nanoscale CMOS. The new design addresses

More information

Message Scheduling Optimization for FlexRay Protocol

Message Scheduling Optimization for FlexRay Protocol Message Scheduling Optimization for FlexRay Protocol Huabin Ruan a, Renfa Li a, Yong Xie a a Embedded System & Networking Laboratory, Hunan University, hina ruanhuabin@163.com, lirenfa@vip.sina.com, andyxieyong@163.com

More information

Pulse propagation for the detection of small delay defects

Pulse propagation for the detection of small delay defects Pulse propagation for the detection of small delay defects M. Favalli DI - Univ. of Ferrara C. Metra DEIS - Univ. of Bologna Abstract This paper addresses the problems related to resistive opens and bridging

More information

T. Yoo, E. Setton, X. Zhu, Pr. Goldsmith and Pr. Girod Department of Electrical Engineering Stanford University

T. Yoo, E. Setton, X. Zhu, Pr. Goldsmith and Pr. Girod Department of Electrical Engineering Stanford University Cross-layer design for video streaming over wireless ad hoc networks T. Yoo, E. Setton, X. Zhu, Pr. Goldsmith and Pr. Girod Department of Electrical Engineering Stanford University Outline Cross-layer

More information

EMC Amplifiers Going Beyond the Basics to Ensure Successful Immunity Tests

EMC Amplifiers Going Beyond the Basics to Ensure Successful Immunity Tests EMC Amplifiers Going Beyond the Basics to Ensure Successful Immunity Tests Paul Denisowski, Application Engineer Broadband amplifiers are used to generate the high field strengths required by EMC radiated

More information

A Quantifying Notions of Extensibility in FlexRay Schedule Synthesis 1

A Quantifying Notions of Extensibility in FlexRay Schedule Synthesis 1 A Quantifying Notions of Extensibility in FlexRay Schedule Synthesis 1 REINHARD SCHNEIDER, TU Munich, Germany DIP GOSWAMI, Eindhoven University of Technology, Netherlands SAMARJIT CHAKRABORTY, TU Munich,

More information

Hardware/Software Codesign of Real-Time Systems

Hardware/Software Codesign of Real-Time Systems ARTES Project Proposal Hardware/Software Codesign of Real-Time Systems Zebo Peng and Anders Törne Center for Embedded Systems Engineering (CESE) Dept. of Computer and Information Science Linköping University

More information

On the Timing Analysis of the Dynamic Segment of FlexRay

On the Timing Analysis of the Dynamic Segment of FlexRay On the Timing Analysis of the Dynamic Segment of FlexRay Unmesh D. Bordoloi Bogdan Tanasa Petru Eles Zebo Peng Linköpings Universitet, Sweden e-mail: {unmesh.bordoloi, bogdan.tanasa, petru.eles, zebo.peng}@liu.se

More information

Deadline scheduling: can your mobile device last longer?

Deadline scheduling: can your mobile device last longer? Deadline scheduling: can your mobile device last longer? Juri Lelli, Mario Bambagini, Giuseppe Lipari Linux Plumbers Conference 202 San Diego (CA), USA, August 3 TeCIP Insitute, Scuola Superiore Sant'Anna

More information

Digital design & Embedded systems

Digital design & Embedded systems FYS4220/9220 Digital design & Embedded systems Lecture #5 J. K. Bekkeng, 2.7.2011 Phase-locked loop (PLL) Implemented using a VCO (Voltage controlled oscillator), a phase detector and a closed feedback

More information

Auto-tuning Fault Tolerance Technique for DSP-Based Circuits in Transportation Systems

Auto-tuning Fault Tolerance Technique for DSP-Based Circuits in Transportation Systems Auto-tuning Fault Tolerance Technique for DSP-Based Circuits in Transportation Systems Ihsen Alouani, Smail Niar, Yassin El-Hillali, and Atika Rivenq 1 I. Alouani and S. Niar LAMIH lab University of Valenciennes

More information

DEMONSTRATIONAL SYSTEM FOR TRAINING IN FlexRay COMMUNICATION

DEMONSTRATIONAL SYSTEM FOR TRAINING IN FlexRay COMMUNICATION XIX IMEKO World Congress Fundamental and Applied Metrology September 611, 29, Lisbon, Portugal DEMONSTRATIONAL SYSTEM FOR TRAINING IN COMMUNICATION Jan Malinsky 1, Petr Kocourek 2 1 Czech Technical University

More information

Exact Response Time of FlexRay Communication Protocol

Exact Response Time of FlexRay Communication Protocol Exact Response Time of FlexRay Communication Protocol Lucien Ouedraogo and Ratnesh Kumar Dept. of Elect. & Comp. Eng., Iowa State University, Ames, IA, 501, USA Emails: (olucien, rkumar)@iastate.edu Abstract

More information

On-chip Networks in Multi-core era

On-chip Networks in Multi-core era Friday, October 12th, 2012 On-chip Networks in Multi-core era Davide Zoni PhD Student email: zoni@elet.polimi.it webpage: home.dei.polimi.it/zoni Outline 2 Introduction Technology trends and challenges

More information

Analysis and Optimisation of Distributed Embedded Systems with Heterogeneous Scheduling Policies

Analysis and Optimisation of Distributed Embedded Systems with Heterogeneous Scheduling Policies Linköping Studies in Science and Technology Dissertation No. 1089 Analysis and Optimisation of Distributed Embedded Systems with Heterogeneous Scheduling Policies by Traian Pop Department of Computer and

More information

Algorithm-Based Master-Worker Model of Fault Tolerance in Time-Evolving Applications

Algorithm-Based Master-Worker Model of Fault Tolerance in Time-Evolving Applications Algorithm-Based Master-Worker Model of Fault Tolerance in Time-Evolving Applications Authors: Md. Mohsin Ali and Peter E. Strazdins Research School of Computer Science The Australian National University

More information

Optimization of energy consumption in a NOC link by using novel data encoding technique

Optimization of energy consumption in a NOC link by using novel data encoding technique Optimization of energy consumption in a NOC link by using novel data encoding technique Asha J. 1, Rohith P. 1M.Tech, VLSI design and embedded system, RIT, Hassan, Karnataka, India Assistent professor,

More information

CIS 480/899 Embedded and Cyber Physical Systems Spring 2009 Introduction to Real-Time Scheduling. Examples of real-time applications

CIS 480/899 Embedded and Cyber Physical Systems Spring 2009 Introduction to Real-Time Scheduling. Examples of real-time applications CIS 480/899 Embedded and Cyber Physical Systems Spring 2009 Introduction to Real-Time Scheduling Insup Lee Department of Computer and Information Science University of Pennsylvania lee@cis.upenn.edu www.cis.upenn.edu/~lee

More information

UIM242 Stepper Motor Controller with CAN 2.0

UIM242 Stepper Motor Controller with CAN 2.0 UIM242 Stepper Motor Controller with CAN 2.0 UIM24204 and UIM24208 are miniature stepper motor controllers with CAN network capability. Through a CAN-RS232 converter (UIM2501), user device can command

More information

COMET DISTRIBUTED ELEVATOR CONTROLLER CASE STUDY

COMET DISTRIBUTED ELEVATOR CONTROLLER CASE STUDY COMET DISTRIBUTED ELEVATOR CONTROLLER CASE STUDY System Description: The distributed system has multiple nodes interconnected via LAN and all communications between nodes are via loosely coupled message

More information

Computer Aided Design of Electronics

Computer Aided Design of Electronics Computer Aided Design of Electronics [Datorstödd Elektronikkonstruktion] Zebo Peng, Petru Eles, and Nima Aghaee Embedded Systems Laboratory IDA, Linköping University www.ida.liu.se/~tdts01 Electronic Systems

More information

CHAPTER 6 EMI EMC MEASUREMENTS AND STANDARDS FOR TRACKED VEHICLES (MIL APPLICATION)

CHAPTER 6 EMI EMC MEASUREMENTS AND STANDARDS FOR TRACKED VEHICLES (MIL APPLICATION) 147 CHAPTER 6 EMI EMC MEASUREMENTS AND STANDARDS FOR TRACKED VEHICLES (MIL APPLICATION) 6.1 INTRODUCTION The electrical and electronic devices, circuits and systems are capable of emitting the electromagnetic

More information

EMBEDDED computing systems need to be energy efficient,

EMBEDDED computing systems need to be energy efficient, 262 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, VOL. 15, NO. 3, MARCH 2007 Energy Optimization of Multiprocessor Systems on Chip by Voltage Selection Alexandru Andrei, Student Member,

More information

CHAPTER 7 A BICS DESIGN TO DETECT SOFT ERROR IN CMOS SRAM

CHAPTER 7 A BICS DESIGN TO DETECT SOFT ERROR IN CMOS SRAM 131 CHAPTER 7 A BICS DESIGN TO DETECT SOFT ERROR IN CMOS SRAM 7.1 INTRODUCTION Semiconductor memories are moving towards higher levels of integration. This increase in integration is achieved through reduction

More information

Separate Dual-Transistor Registers - A Circuit Solution for On-line Testing of Transient Error in UDSM-IC

Separate Dual-Transistor Registers - A Circuit Solution for On-line Testing of Transient Error in UDSM-IC Separate Dual-Transistor Registers - A Circuit Solution for On-line Testing of Transient Error in UDSM-IC Yi Zhao and Sujit Dey Department of Electrical and Computer Engineering University of California,

More information

Making sense of electrical signals

Making sense of electrical signals Making sense of electrical signals Our thanks to Fluke for allowing us to reprint the following. vertical (Y) access represents the voltage measurement and the horizontal (X) axis represents time. Most

More information

Energy Saving Routing Strategies in IP Networks

Energy Saving Routing Strategies in IP Networks Energy Saving Routing Strategies in IP Networks M. Polverini; M. Listanti DIET Department - University of Roma Sapienza, Via Eudossiana 8, 84 Roma, Italy 2 june 24 [scale=.8]figure/logo.eps M. Polverini

More information

Totally Self-Checking Carry-Select Adder Design Based on Two-Rail Code

Totally Self-Checking Carry-Select Adder Design Based on Two-Rail Code Totally Self-Checking Carry-Select Adder Design Based on Two-Rail Code Shao-Hui Shieh and Ming-En Lee Department of Electronic Engineering, National Chin-Yi University of Technology, ssh@ncut.edu.tw, s497332@student.ncut.edu.tw

More information

EECS 579 Fall What is Testing?

EECS 579 Fall What is Testing? EECS 579 Fall 2001 Recap Text (new): Essentials of Electronic Testing by M. Bushnell & V. Agrawal, Kluwer, Boston, 2000. Class Home Page: http://www.eecs.umich.edu/courses/eecs579 Lecture notes and other

More information

ANALYSIS OF SINGLE EVENT TRANSIENT EFFECTS IN ANALOGUE TOPOLOGIES

ANALYSIS OF SINGLE EVENT TRANSIENT EFFECTS IN ANALOGUE TOPOLOGIES ANALYSIS OF SINGLE EENT TRANSIENT EFFECTS IN ANALOGUE TOPOLOGIES Fourth International Workshop on Analogue and Mixed Signal Integrated Circuits For Space Applications (AMICSA) August 27 th 2012 ESA/ ESTEC

More information

UTILIZATION OF AN IEEE 1588 TIMING REFERENCE SOURCE IN THE inet RF TRANSCEIVER

UTILIZATION OF AN IEEE 1588 TIMING REFERENCE SOURCE IN THE inet RF TRANSCEIVER UTILIZATION OF AN IEEE 1588 TIMING REFERENCE SOURCE IN THE inet RF TRANSCEIVER Dr. Cheng Lu, Chief Communications System Engineer John Roach, Vice President, Network Products Division Dr. George Sasvari,

More information

Analysis and Op,miza,on of Mixed- Cri,cality Applica,ons on Par,,oned Distributed Architectures

Analysis and Op,miza,on of Mixed- Cri,cality Applica,ons on Par,,oned Distributed Architectures Analysis and Op,miza,on of Mixed- Cri,cality Applica,ons on Par,,oned Distributed Architectures Domițian Tămaș- Selicean, Sorin Ovidiu Marinescu and Paul Pop Technical University of Denmark Outline MoBvaBon

More information

Mathematical Problems in Networked Embedded Systems

Mathematical Problems in Networked Embedded Systems Mathematical Problems in Networked Embedded Systems Miklós Maróti Institute for Software Integrated Systems Vanderbilt University Outline Acoustic ranging TDMA in globally asynchronous locally synchronous

More information

Soft Error Susceptibility in SRAM-Based FPGAs. With the increasing emphasis on minimizing mass and volume along with

Soft Error Susceptibility in SRAM-Based FPGAs. With the increasing emphasis on minimizing mass and volume along with Talha Ansari CprE 583 Fall 2011 Soft Error Susceptibility in SRAM-Based FPGAs With the increasing emphasis on minimizing mass and volume along with cost in aerospace equipment, the use of FPGAs has slowly

More information

Resolving State Inconsistency in Distributed Fault-Tolerant Real-Time Dynamic TDMA Architectures

Resolving State Inconsistency in Distributed Fault-Tolerant Real-Time Dynamic TDMA Architectures In Proc. of the 16th IEEE International Conference on Emerging Technologies And Factory Automation (ETFA), Toulouse, France, September 11. Revised version. Resolving State Inconsistency in Distributed

More information

Approximating Computation and Data for Energy Efficiency

Approximating Computation and Data for Energy Efficiency Approximating Computation and Data for Energy Efficiency Daniele Jahier Pagliari EDA Group Politecnico di Torino Torino, Italy 1st IWES September 20th, 2016, Pisa, Italy Outline Error Tolerance and Approximate

More information

Distributed Control-as-a-Service with Wireless Swarm Systems"

Distributed Control-as-a-Service with Wireless Swarm Systems Distributed Control-as-a-Service with Wireless Swarm Systems" Prof. Rahul Mangharam Director, Real-Time & Embedded Systems Lab Dept. Electrical & Systems Engineering Dept. Computer & Information Science

More information

Advanced Digital Design

Advanced Digital Design Advanced Digital Design The Synchronous Design Paradigm A. Steininger Vienna University of Technology Outline The Need for a Design Style The ideal Method Requirements The Fundamental Problem Timed Communication

More information

of the 1989 International Conference on Systolic Arrays, Killarney, Ireland Architectures using four state coding, a data driven technique for

of the 1989 International Conference on Systolic Arrays, Killarney, Ireland Architectures using four state coding, a data driven technique for - Proceedings of the 1989 International Conference on Systolic Arrays, Killarney, Ireland EXPLOITING THE INHERENT FAULT ARRAYS. TOLERANCE OF ASYNCHRONOUS Rodney Me GoodmAn Anthony McAuley Kathleen Kramer

More information

Making sense of electrical signals

Making sense of electrical signals APPLICATION NOTE Making sense of electrical signals Devices that convert electrical power to mechanical power run the industrial world, including pumps, compressors, motors, conveyors, robots and more.

More information

Design for Test of Digital Systems TDDC33

Design for Test of Digital Systems TDDC33 ourse Outline Design for Test of Digital Systems TDD33 rik Larsson Department of omputer Science! Introduction; Manufacturing, afer sort, Final test, oard and System Test, Defects, and Faults! Test generation;

More information

Research of Anti Electromagnetic Interference Technology for PMSM Driving System

Research of Anti Electromagnetic Interference Technology for PMSM Driving System 2010 3rd International Conference on Computer and Electrical Engineering (ICCEE 2010) IPCSIT vol. 53 (2012) (2012) IACSIT Press, Singapore DOI: 10.7763/IPCSIT.2012.V53.No.1.36 Research of Anti Electromagnetic

More information

Module 7-4 N-Area Reliability Program (NARP)

Module 7-4 N-Area Reliability Program (NARP) Module 7-4 N-Area Reliability Program (NARP) Chanan Singh Associated Power Analysts College Station, Texas N-Area Reliability Program A Monte Carlo Simulation Program, originally developed for studying

More information

Maximizing the execution rate of low-criticality tasks in mixed-criticality system

Maximizing the execution rate of low-criticality tasks in mixed-criticality system Maximizing the execution rate of low-criticality tasks in mixed-criticality system Mathieu Jan, Lilia Zaourar CEA LIST LaSTRE Maurice Pitel Schneider Electric Industries www.cea.fr Cliquez Motivation pour

More information

PDH Switches. Switching Technology S P. Raatikainen Switching Technology / 2004.

PDH Switches. Switching Technology S P. Raatikainen Switching Technology / 2004. PDH Switches Switching Technology S38.165 http://www.netlab.hut.fi/opetus/s38165 L8-1 PDH switches General structure of a telecom exchange Timing and synchronization Dimensioning example L8-2 PDH exchange

More information

DISTRIBUTED OBJECT VISUALIZATION FOR SENSOR-DRIVEN SYSTEMS

DISTRIBUTED OBJECT VISUALIZATION FOR SENSOR-DRIVEN SYSTEMS DISTRIBUTED OBJECT VISUALIZATION FOR SENSOR-DRIVEN SYSTEMS Christopher D. Gill, Washington University, St. Louis, MO David L. Levine, Washington University, St. Louis, MO Carlos O Ryan, Washington University,

More information

Design for EMI & ESD compliance DESIGN FOR EMI & ESD COMPLIANCE

Design for EMI & ESD compliance DESIGN FOR EMI & ESD COMPLIANCE DESIGN FOR EMI & ESD COMPLIANCE All of we know the causes & impacts of EMI & ESD on our boards & also on our final product. In this article, we will discuss some useful design procedures that can be followed

More information

Overview. 1 Trends in Microprocessor Architecture. Computer architecture. Computer architecture

Overview. 1 Trends in Microprocessor Architecture. Computer architecture. Computer architecture Overview 1 Trends in Microprocessor Architecture R05 Robert Mullins Computer architecture Scaling performance and CMOS Where have performance gains come from? Modern superscalar processors The limits of

More information

Rearrangement task realization by multiple mobile robots with efficient calculation of task constraints

Rearrangement task realization by multiple mobile robots with efficient calculation of task constraints 2007 IEEE International Conference on Robotics and Automation Roma, Italy, 10-14 April 2007 WeA1.2 Rearrangement task realization by multiple mobile robots with efficient calculation of task constraints

More information

INF3430 Clock and Synchronization

INF3430 Clock and Synchronization INF3430 Clock and Synchronization P.P.Chu Using VHDL Chapter 16.1-6 INF 3430 - H12 : Chapter 16.1-6 1 Outline 1. Why synchronous? 2. Clock distribution network and skew 3. Multiple-clock system 4. Meta-stability

More information

Laboratory experiments and reports

Laboratory experiments and reports LABORATORY INSTRUCTION MANUAL Page 1 of 8 Laboratory experiments and reports Summary This document describes how to carry out experimental exercises, and how to prepare the lab reports for the Electronic

More information

Datorstödd Elektronikkonstruktion

Datorstödd Elektronikkonstruktion Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80

More information

Service Availability Classification for Trunked Radio Network Used in Municipal Transport

Service Availability Classification for Trunked Radio Network Used in Municipal Transport Service Availability Classification for Trunked Radio Network Used in Municipal Transport Dan Komosny, Milan Simek Department of Telecommunications, Technical University of Brno, Purkynova 118, 612 00

More information

1. Introduction to Power Quality

1. Introduction to Power Quality 1.1. Define the term Quality A Standard IEEE1100 defines power quality (PQ) as the concept of powering and grounding sensitive electronic equipment in a manner suitable for the equipment. A simpler and

More information

Using Variable-MHz Microprocessors to Efficiently Handle Uncertainty in Real-Time Systems

Using Variable-MHz Microprocessors to Efficiently Handle Uncertainty in Real-Time Systems Using Variable-MHz Microprocessors to Efficiently Handle Uncertainty in Real-Time Systems Eric Rotenberg Center for Embedded Systems Research (CESR) Department of Electrical and Computer Engineering North

More information

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis

Microcontroller Systems. ELET 3232 Topic 13: Load Analysis Microcontroller Systems ELET 3232 Topic 13: Load Analysis 1 Objective To understand hardware constraints on embedded systems Define: Noise Margins Load Currents and Fanout Capacitive Loads Transmission

More information

Capacitor overvoltage protection function

Capacitor overvoltage protection function Budapest, May 2018. User s manual version information Version Date Modification Compiled by 1.0 2012-10-10 First edition Gyula Poka Kornel Petri 1.1 2018-05-30 Minor corrections Erdős VERSION 1.1 2/5 Capacitor

More information

Novel implementation of Data Encoding and Decoding Techniques for Reducing Power Consumption in Network-on-Chip

Novel implementation of Data Encoding and Decoding Techniques for Reducing Power Consumption in Network-on-Chip Novel implementation of Data Encoding and Decoding Techniques for Reducing Power Consumption in Network-on-Chip Rathod Shilpa M.Tech, VLSI Design and Embedded Systems, Department of Electronics & CommunicationEngineering,

More information

Eye Diagram Basics: Reading and applying eye diagrams

Eye Diagram Basics: Reading and applying eye diagrams Eye Diagram Basics: Reading and applying eye diagrams An eye diagram provides a freeze-frame display of digital signals, repetitively sampled. With this visual representation of a signal s behavior, an

More information

A Case for Opportunistic Embedded Sensing In Presence of Hardware Power Variability

A Case for Opportunistic Embedded Sensing In Presence of Hardware Power Variability A Case for Opportunistic Embedded Sensing In Presence of Hardware Power Variability L. Wanner, C. Apte, R. Balani, Puneet Gupta, and Mani Srivastava University of California, Los Angeles puneet@ee.ucla.edu

More information

University of Bristol - Explore Bristol Research. Link to publication record in Explore Bristol Research PDF-document.

University of Bristol - Explore Bristol Research. Link to publication record in Explore Bristol Research PDF-document. Hunukumbure, R. M. M., Beach, M. A., Allen, B., Fletcher, P. N., & Karlsson, P. (2001). Smart antenna performance degradation due to grating lobes in FDD systems. (pp. 5 p). Link to publication record

More information

Wireless replacement for cables in CAN Network Pros and Cons. by Derek Sum

Wireless replacement for cables in CAN Network Pros and Cons. by Derek Sum Wireless replacement for cables in CAN Network Pros and Cons by Derek Sum TABLE OF CONTENT - Introduction - Concept of wireless cable replacement - Wireless CAN cable hardware - Real time performance and

More information

Introduction to the challenges of current GSM and GPRS planning. Technical Presentation

Introduction to the challenges of current GSM and GPRS planning. Technical Presentation Introduction to the challenges of current GSM and GPRS planning Technical Presentation Prof. Dr. Fred Wagen Senior Consultant Lausanne, Switzerland wagen@wavecall.ch Prof. in telecommunication at the Univ.

More information

Optimized Schedule Synthesis under Real-Time Constraints for the Dynamic Segment of FlexRay

Optimized Schedule Synthesis under Real-Time Constraints for the Dynamic Segment of FlexRay 2010 IEEE/IFIP International Conference on Embedded and Ubiquitous Computing Optimized Schedule Synthesis under Real-Time Constraints for the Dynamic Segment of FlexRay Reinhard Schneider, Unmesh Bordoloi,

More information

Outline Simulators and such. What defines a simulator? What about emulation?

Outline Simulators and such. What defines a simulator? What about emulation? Outline Simulators and such Mats Brorsson & Mladen Nikitovic ICT Dept of Electronic, Computer and Software Systems (ECS) What defines a simulator? Why are simulators needed? Classifications Case studies

More information

Oscillation Test Methodology for Built-In Analog Circuits

Oscillation Test Methodology for Built-In Analog Circuits Oscillation Test Methodology for Built-In Analog Circuits Ms. Sankari.M.S and Mr.P.SathishKumar Department of ECE, Amrita School of Engineering, Bangalore, India Abstract This article aims to describe

More information

Business benefits of microservices

Business benefits of microservices Business benefits of microservices architecture Stephane Libourel Practice principal, OSS Assurance, CMS, HPE 2018 TM Forum 1 Microservices paradigm Microservices & SOA Microservices inherit from SOA but

More information

Pin Assignment and Description TOP VIEW PIN NAME DESCRIPTION 1 GND Ground SOP-8L Absolute Maximum Ratings (Note 1) 2 CS Current Sense

Pin Assignment and Description TOP VIEW PIN NAME DESCRIPTION 1 GND Ground SOP-8L Absolute Maximum Ratings (Note 1) 2 CS Current Sense HX1336 Wide Input Range Synchronous Buck Controller Features Description Wide Input Voltage Range: 8V ~ 30V Up to 93% Efficiency No Loop Compensation Required Dual-channeling CC/CV control Cable drop Compensation

More information

Table of Contents. Introduction... 1

Table of Contents. Introduction... 1 Table of Contents Introduction... 1 1 Connection Impact Assessment Initial Review... 2 1.1 Facility Design Overview... 2 1.1.1 Single Line Diagram ( SLD )... 2 1.1.2 Point of Disconnection - Safety...

More information

WirelessHART Modeling and Performance Evaluation

WirelessHART Modeling and Performance Evaluation WirelessHART Modeling and Performance Evaluation Anne Remke and Xian Wu October 24, 2013 A. Remke and X. Wu (University of Twente) WirelessHART October 24, 2013 1 / 21 WirelessHART [www.hartcomm.org] A.

More information

SWEN 256 Software Process & Project Management

SWEN 256 Software Process & Project Management SWEN 256 Software Process & Project Management What is quality? A definition of quality should emphasize three important points: 1. Software requirements are the foundation from which quality is measured.

More information

Physical Synthesis of Bus Matrix for High Bandwidth Low Power On-chip Communications

Physical Synthesis of Bus Matrix for High Bandwidth Low Power On-chip Communications Physical Synthesis of Bus Matrix for High Bandwidth Low Power On-chip Communications Renshen Wang 1, Evangeline Young 2, Ronald Graham 1 and Chung-Kuan Cheng 1 1 University of California San Diego 2 The

More information

Electronics Interview Questions

Electronics Interview Questions Electronics Interview Questions 1. What is Electronic? The study and use of electrical devices that operate by controlling the flow of electrons or other electrically charged particles. 2. What is communication?

More information

Technical challenges for high-frequency wireless communication

Technical challenges for high-frequency wireless communication Journal of Communications and Information Networks Vol.1, No.2, Aug. 2016 Technical challenges for high-frequency wireless communication Review paper Technical challenges for high-frequency wireless communication

More information

Optimization in container terminals

Optimization in container terminals Ilaria Vacca (EPFL) - Integrated optimization in container terminal operations p. 1/23 Optimization in container terminals Hierarchical vs integrated solution approaches Michel Bierlaire Matteo Salani

More information

A Decentralized Network in Vehicle Platoons for Collision Avoidance

A Decentralized Network in Vehicle Platoons for Collision Avoidance A Decentralized Network in Vehicle Platoons for Collision Avoidance Ankur Sarker*, Chenxi Qiu, and Haiying Shen* *Dept. of Computer Science, University of Virginia, USA College of Information Science and

More information

Sensor Network Platforms and Tools

Sensor Network Platforms and Tools Sensor Network Platforms and Tools 1 AN OVERVIEW OF SENSOR NODES AND THEIR COMPONENTS References 2 Sensor Node Architecture 3 1 Main components of a sensor node 4 A controller Communication device(s) Sensor(s)/actuator(s)

More information

A 5G Paradigm Based on Two-Tier Physical Network Architecture

A 5G Paradigm Based on Two-Tier Physical Network Architecture A 5G Paradigm Based on Two-Tier Physical Network Architecture Elvino S. Sousa Jeffrey Skoll Professor in Computer Networks and Innovation University of Toronto Wireless Lab IEEE Toronto 5G Summit 2015

More information

HEC-70LCN-350TDAF Rev B

HEC-70LCN-350TDAF Rev B A. Features High Efficiency (Up to 90%). Active Power Factor Correction (Up to 0.96). Isolation Class II. All-Round Protection: OVP/SCP/OPP Fully isolated metal case with IP20 and dry location. Class 2

More information

Multiple Access System

Multiple Access System Multiple Access System TDMA and FDMA require a degree of coordination among users: FDMA users cannot transmit on the same frequency and TDMA users can transmit on the same frequency but not at the same

More information

Cognitive Wireless Network : Computer Networking. Overview. Cognitive Wireless Networks

Cognitive Wireless Network : Computer Networking. Overview. Cognitive Wireless Networks Cognitive Wireless Network 15-744: Computer Networking L-19 Cognitive Wireless Networks Optimize wireless networks based context information Assigned reading White spaces Online Estimation of Interference

More information

Systems. Mary Jane Irwin ( Vijay Narayanan, Mahmut Kandemir, Yuan Xie

Systems. Mary Jane Irwin (  Vijay Narayanan, Mahmut Kandemir, Yuan Xie Designing Reliable, Power-Efficient Systems Mary Jane Irwin (www.cse.psu.edu/~mji) Vijay Narayanan, Mahmut Kandemir, Yuan Xie CSE Embedded and Mobile Computing Center () Penn State University Outline Motivation

More information

Energy-Efficient Data Management for Sensor Networks

Energy-Efficient Data Management for Sensor Networks Energy-Efficient Data Management for Sensor Networks Al Demers, Cornell University ademers@cs.cornell.edu Johannes Gehrke, Cornell University Rajmohan Rajaraman, Northeastern University Niki Trigoni, Cornell

More information

Networks with Sparse Wavelength Conversion. By: Biao Fu April 30,2003

Networks with Sparse Wavelength Conversion. By: Biao Fu April 30,2003 Networks with Sparse Wavelength Conversion By: Biao Fu April 30,2003 Outline Networks with Sparse Wavelength Converters Introduction Blocking Probability calculation Blocking Performance Simulation Wavelength

More information

HEC-45LTN-45PFAS Rev A

HEC-45LTN-45PFAS Rev A A. Features High Efficiency (Up to 85%). Active Power Factor Correction (Typical 0.96). Isolation Class II. All-Round Protection: OVP/SCP/OPP. Fully isolated plastic case with IP20 and dry location. Class

More information