FIFO WITH OFFSETS HIGH SCHEDULABILITY WITH LOW OVERHEADS. RTAS 18 April 13, Björn Brandenburg

Size: px
Start display at page:

Download "FIFO WITH OFFSETS HIGH SCHEDULABILITY WITH LOW OVERHEADS. RTAS 18 April 13, Björn Brandenburg"

Transcription

1 FIFO WITH OFFSETS HIGH SCHEDULABILITY WITH LOW OVERHEADS RTAS 18 April 13, 2018 Mitra Nasri Rob Davis Björn Brandenburg

2 FIFO SCHEDULING First-In-First-Out (FIFO) scheduling extremely simple very low overheads }ideal for: IoT-class devices deeply embedded systems hardware implementations very low schedulability } meeting deadlines? Nasri, Davis, and Brandenburg 2

3 FIFO SCHEDULING First-In-First-Out (FIFO) scheduling extremely simple very low overheads }ideal for: IoT-class devices deeply embedded systems hardware implementations very low schedulability } meeting deadlines? HIGH! THIS PAPER FIFO can actually achieve excellent schedulability! [periodic non-preemptive tasks on a uniprocessor] Nasri, Davis, and Brandenburg 2

4 INTUITION

5 THE PROBLEM WITH PLAIN FIFO SCHEDULING FIFO schedule of 3 periodic tasks: (a) τ 3 8 τ Missed τ Task WCET Period! ! ! Nasri, Davis, and Brandenburg 4

6 Plain FIFO is oblivious to deadlines and priorities THE PROBLEM WITH PLAIN FIFO SCHEDULING! 3 comes first deadline miss FIFO schedule of 3 periodic tasks: (a) τ 3 8 τ Missed τ Task WCET Period! ! ! Nasri, Davis, and Brandenburg 4

7 THE PROBLEM WITH PLAIN FIFO SCHEDULING FIFO schedule of 3 periodic tasks: (a) τ 3 8 τ Missed τ Task WCET Period! In fact, any work-conserving policy (EDF, RM, )! must schedule! 3 here deadline miss.! Nasri, Davis, and Brandenburg 4

8 NON-WORK-CONSERVING SCHEDULING [critical-window EDF: Nasri & Fohler, 2016] CW-EDF schedule of the same 3 periodic tasks: (b) CW-EDF schedule τ 3 Idle time 8 τ τ Task WCET Period! ! ! Nasri, Davis, and Brandenburg 5

9 NON-WORK-CONSERVING SCHEDULING [critical-window EDF: Nasri & Fohler, 2016] CW-EDF schedule of the same 3 periodic tasks: (b) CW-EDF schedule τ 3 Idle time 8 CW-EDF considers future job arrivals in the critical window and postpones! 3 until later. τ τ Task WCET Period! ! ! Nasri, Davis, and Brandenburg 5

10 NON-WORK-CONSERVING SCHEDULING [critical-window EDF: Nasri & Fohler, 2016] CW-EDF schedule of the same 3 periodic tasks: (b) CW-EDF schedule τ 3 Idle time 8 τ τ LIMITATION Task WCET Period CW-EDF incurs much! 3 higher 8 runtime 60 overheads than simple! 2 work-conserving 6 12 policies.! MHz: 9.2 higher than RM! Nasri, Davis, and Brandenburg 5

11 INTUITION: FIFO + JUST THE RIGHT OFFSETS FIFO schedule + offset for! 3 : (c) 3 τ 3 8 τ 2 τ Task WCET Period! ! ! Nasri, Davis, and Brandenburg 6

12 INTUITION: FIFO + JUST THE RIGHT OFFSETS FIFO schedule + offset for! 3 : (c) 3 τ 3 8 τ 2 τ Task WCET Period Move! 3 out of the way by introducing (or adjusting) a release offset.! FIFO schedule becomes identical to CW-EDF schedule!! ! Nasri, Davis, and Brandenburg 6

13 INTUITION: FIFO + JUST THE RIGHT OFFSETS FIFO schedule + offset for! 3 : (c) 3??? [Altmeyer, Sundharam, & Navet, 2016] τ 3 8 τ 2 τ Missed (b) CW-EDF schedule CW-EDF schedule is identical: τ 3 Idle time 8 τ τ (c) FIFO schedule with offsets (o 3 = 19) Nasri, Davis, and Brandenburg 6

14 THIS PAPER OFFSET TUNING ALGORITHM

15 PROBLEM STATEMENT Given a set of n periodic non-preemptive tasks, find, for each job of each task, a release offset such that (A) the resulting FIFO schedule is feasible, and (B) the number of offsets per task is minimized. Challenges space of possible offsets is large and unstructured even ignoring (B), solving just (A) is very Altmeyer et al. randomize offsets + test not systematic scalability limitations difficult [S. Altmeyer, S. Sundharam, and N. Navet, The case for FIFO real-time scheduling, University of Luxembourg, Tech. Rep., 2016] Nasri, Davis, and Brandenburg 8

16 KEY INSIGHT Given a set of n periodic non-preemptive tasks, find, for each job of each task, a release offset such that (A) the resulting FIFO schedule is feasible, and (B) the number of offsets per task is minimized. Solving (A) is very difficult so we don t! OFFSET TUNING Infer offsets from a given feasible reference schedule, while greedily working towards (B). Nasri, Davis, and Brandenburg 9

17 OFFSET TUNING OVERVIEW given task set generate feasible schedule CW-EDF [Nasri & Fohler, 2016] or ILP/SAT solving or bespoke planning heuristics or reference schedule offset tuning algorithm offset compression offset vectors compact offline online offset table simple FIFO scheduler + job release offsets Nasri, Davis, and Brandenburg 10

18 SCHEDULE EQUIVALENCY A schedule S 1 is equivalent to S 2 if (i) they schedule the same jobs, (ii) in the same order, and (iii) jobs start no later in S 1 than in S 2. Non-preemptive execution jobs also complete no later in S 1 than in S 2 Offset Tuning ensures FIFO schedule is equivalent to reference schedule Nasri, Davis, and Brandenburg 11

19 POI: POTENTIAL OFFSETS INTERVAL POI of a job: range of release offsets that guarantee schedule equivalency. FIFO schedule + offset for! 3 : (c) 3 τ 3 8 τ 2 τ Nasri, Davis, and Brandenburg 12

20 POI: POTENTIAL OFFSETS INTERVAL POI of a job: range of release offsets that guarantee schedule equivalency. POI: any release time of! 3 in (12, 19] FIFO schedule + offset for! 3 : will yield an equivalent schedule. (c) 3 τ 3 8 τ 2 τ Nasri, Davis, and Brandenburg 12

21 OFFSET PARTITION Consecutive jobs of a task form an offset partition if they have mutually intersecting POIs. can be assigned a single offset POI job 1 POI job 2 POI job 3 POI job 4 POI job 5 POI job 6 offset value offset partition 1 offset partition 2 offset partition 3 offset partitioning not necessarily unique Nasri, Davis, and Brandenburg 13

22 OFFSET TUNING ALGORITHM (SIMPLIFIED) for each task! i in deadline-monotonic order: greedily create offset partitions for!i assuming jobs of larger-deadline tasks are released as in reference schedule Nasri, Davis, and Brandenburg 14

23 Need to start somewhere OFFSET TUNING ALGORITHM (SIMPLIFIED) shorter relative deadline = fewer options for each task! i in deadline-monotonic order: greedily create offset partitions for!i assuming jobs of larger-deadline tasks are released as in reference schedule Release times of not-yet-processed jobs still unknown speculate. Mis-speculation increases the number of offset partitions, but does not cause the algorithm to fail. Nasri, Davis, and Brandenburg 14

24 PROPERTIES OF OFFSET TUNING REFERENCE SCHEDULE EQUIVALENCY In the resulting FIFO schedule, no job completes later than in the original reference schedule. PER-TASK MINIMAL OFFSET PARTITIONS The greedy offset partitioning strategy yields a minimal number of offset partitions (for a given task). NON-MINIMAL OFFSET PARTITIONS FOR ENTIRE TASK SET Deadline-monotonic processing order does not guarantee overall minimal number of offset partitions (but works well empirically). Nasri, Davis, and Brandenburg 15

25 SINGLE-OFFSET HEURISTICS What if we want just a single offset per task? no extra memory required compatibility with existing systems FST: First-Start-Time Heuristic pick start time of first job in reference schedule FOP: First-Offset-Partition Heuristic pick offset from first offset partition of the task Nasri, Davis, and Brandenburg 16

26 EVALUATION

27 EVALUATION QUESTIONS Q1: Does FIFO + Offset Tuning still have low runtime overheads? Q2: Does FIFO + Offset Tuning (FIFO-OT) significantly improve schedulability relative to EDF/RM? Q3: How many offsets are assigned? Q4: How much memory is needed? Nasri, Davis, and Brandenburg 18

28 PROTOTYPE PLATFORM Arduino Mega 2560 ATMega2560 microcontroller 16 MHz CPU 256 KiB Flash 8 KiB SRAM (no cache) gcc: -Os Nasri, Davis, and Brandenburg 19

29 EVALUATED SCHEDULERS NP-RM plain non-preemptive rate-monotonic scheduling NP-EDF plain non-preemptive EDF CW-EDF Critical Window EDF [Nasri & Fohler, 2016] TD Table-driven (a.k.a. static or time-triggered) scheduling OE Offline Equivalence [Nasri & Brandenburg, 2017] FIFO-OT FIFO + Offset Tuning [this paper] Nasri, Davis, and Brandenburg 20

30 overhead (microseconds) CW-EDF NP-EDF NP-RM OE FIFO-OT TD CW-EDF NP-EDF NP-RM OE FIFO-OT TD CW-EDF NP-EDF NP-RM OE FIFO-OT TD CW-EDF NP-EDF NP-RM OE FIFO-OT TD Q1: RUNTIME OVERHEADS tasks 6 tasks 9 tasks 12 tasks Max Min Avg Nasri, Davis, and Brandenburg 21

31 CW-EDF NP-EDF NP-RM OE FIFO-OT TD CW-EDF NP-EDF NP-RM OE FIFO-OT TD CW-EDF NP-EDF NP-RM OE FIFO-OT TD CW-EDF NP-EDF NP-RM OE FIFO-OT TD overhead (microseconds) LOW RUNTIME OVERHEADS Q1: RUNTIME OVERHEADS FIFO-OT is much cheaper than CW-EDF and roughly similar to NP-RM and OE tasks 6 tasks 9 tasks 12 tasks Max Min Avg Nasri, Davis, and Brandenburg 22

32 WORKLOADS based on Kramer, Ziegenbein, and Hamann, Real world automotive benchmark for free, WATERS 2015 Periods non-uniformly in {1, 2, 5, 10, 20, 50, 100, 200, 1000} milliseconds Runnable BCETs and WCETs randomly generated based on statistics provided by Kramer et al. Runnable Packing Runnables aggregated into tasks until random utilization threshold reached utilization threshold ensures feasibility under non-preemptive scheduling Nasri, Davis, and Brandenburg 24

33 Q2: SCHEDULABILITY GAINS schedulability ratio 1 0,9 0,8 0,7 0,6 0,5 0,4 0,3 0,2 0,1 0 0,1 0,2 0,3 0,4 0,5 0,6 0,7 0,8 0,9 utilization NP-RM plain FIFO FIFO + FST FIFO + FOP FIFO + offset tuning Nasri, Davis, and Brandenburg 25

34 As expected, plain FIFO exhibits very low schedulability. Q2: SCHEDULABILITY GAINS schedulability ratio 1 0,9 0,8 0,7 0,6 0,5 0,4 0,3 0,2 0,1 0 0,1 0,2 0,3 0,4 0,5 0,6 0,7 0,8 0,9 utilization NP-RM plain FIFO FIFO + FST FIFO + FOP FIFO + offset tuning Nasri, Davis, and Brandenburg 26

35 Q2: SCHEDULABILITY GAINS Assigning even a single offset per task can substantially increase schedulability! schedulability ratio 1 0,9 0,8 0,7 0,6 0,5 0,4 0,3 0,2 0,1 0 0,1 0,2 0,3 0,4 0,5 0,6 0,7 0,8 0,9 utilization NP-RM plain FIFO FIFO + FST FIFO + FOP FIFO + offset tuning Nasri, Davis, and Brandenburg 27

36 Q2: SCHEDULABILITY GAINS schedulability ratio 1 0,9 0,8 0,7 0,6 0,5 0,4 0,3 0,2 0,1 0 0,1 0,2 0,3 0,4 0,5 0,6 0,7 0,8 0,9 utilization NP-RM plain FIFO FIFO + FST FIFO + FOP FIFO + offset tuning FIFO-OT achieves much higher schedulability, thanks to CW-EDF reference schedule. Nasri, Davis, and Brandenburg 28

37 (a) Q3: NUMBERS OF OFFSETS PER TASK <=4 <=8 <=12 percentage of task sets <=16 <=20 <=24 <=28 <=32 <=36 <=40 <=44 <=48 <=52 <=56 <=60 number of offsets per task Most tasks require only few offset partitions. Nasri, Davis, and Brandenburg 30

38 (c) 300 NUMBERS OF UNIQUE OFFSETS PER TASK SET number of offsets/distinct offsets per task set offsets per task set (for offset tuning) 241 number of distinct offsets per task set utilization Across the hyper-period, offsets values repeat cyclicly. Opportunity to store offsets efficiently (compression). Nasri, Davis, and Brandenburg 31

39 (c) NUMBERS OF UNIQUE OFFSETS PER TASK SET Up to 25 reduction in the number of offset values that must be stored. 300 number of offsets/distinct offsets per task set offsets per task set (for offset tuning) 241 number of distinct offsets per task set utilization Across the hyper-period, offsets values repeat cyclicly. Opportunity to store offsets efficiently (compression). Nasri, Davis, and Brandenburg 31

40 percentage of task sets MEMORY USAGE offset tuning offline equivalence table driven <= 5 <= 20 <= 100 <= 200 <= 300 <= 400 <= 500 <= 600 <= 700 <= 800 <= 900 <= 1000 required memory (B) <= 1100 <= 1500 <= 3000 <= 7500 <= <= [non-linear scale] Nasri, Davis, and Brandenburg 33

41 MEMORY USAGE <= 5 <= 20 <= 100 <= 200 <= 300 <= 400 <= 500 <= 600 <= 700 <= 800 <= 900 <= 1000 <= 1100 percentage of task sets Both OE and FIFO-OT require much less memory than table-driven scheduling. dozens to hundreds of bytes vs. 10KiB-20KiB offset tuning offline equivalence table driven required memory (B) <= 1500 <= 3000 <= 7500 <= <= [non-linear scale] Nasri, Davis, and Brandenburg 34

42 percentage of task sets MEMORY USAGE offset tuning offline equivalence table driven For a fraction of task sets, OE requires slightly less memory (< 100 bytes difference) <= 5 <= 20 <= 100 <= 200 <= 300 <= 400 <= 500 <= 600 <= 700 <= 800 <= 900 <= 1000 required memory (B) <= 1100 <= 1500 <= 3000 <= 7500 <= <= [non-linear scale] Nasri, Davis, and Brandenburg 35

43 percentage of task sets MEMORY USAGE but FIFO-OT can support over 90% of task sets with 250 bytes of offset data offset tuning offline equivalence table driven <= 5 <= 20 <= 100 <= 200 <= 300 <= 400 <= 500 <= 600 <= 700 <= 800 <= 900 <= 1000 required memory (B) <= 1100 <= 1500 <= 3000 <= 7500 <= <= [non-linear scale] Nasri, Davis, and Brandenburg 36

44 IMPLEMENTATION FOOTPRINT code size 1, global data (for 12 tasks) 928 memory used (byte) NP-FP TD NP-EDF FIFO-OT CW-EDF OE Nasri, Davis, and Brandenburg 37

45 IMPLEMENTATION FOOTPRINT About 150 bytes smaller footprint than OE (RAM + code). code size 1, global data (for 12 tasks) 928 memory used (byte) NP-FP TD NP-EDF FIFO-OT CW-EDF OE Nasri, Davis, and Brandenburg 38

46 IMPLEMENTATION FOOTPRINT code size 1, global data (for 12 tasks) 928 memory used (byte) 800 About 650 bytes more than most simple implementation (RAM + code) NP-FP TD NP-EDF FIFO-OT CW-EDF OE Nasri, Davis, and Brandenburg 39

47 CONCLUSION

48 FIFO SCHEDULING OFFSET TUNING OVERVIEW First-In-First-Out (FIFO) scheduling extremely simple very low overheads }ideal for: IoT-class devices deeply embedded systems hardware implementations given task set generate feasible schedule reference schedule CW-EDF [Nasri & Fohler, 2016] or ILP/SAT solving or bespoke planning heuristics or very low schedulability } meeting deadlines? HIGH! THIS PAPER FIFO can actually achieve excellent schedulability! [periodic non-preemptive tasks on a uniprocessor] offset tuning algorithm offline online offset vectors offset compression compact offset table simple FIFO scheduler + job release offsets Nasri, Davis, and Brandenburg 2 Nasri, Davis, and Brandenburg 10 PROPERTIES OF OFFSET TUNING REFERENCE SCHEDULE EQUIVALENCY In the resulting FIFO schedule, no job completes later than in the original reference schedule. PER-TASK MINIMAL OFFSET PARTITIONS The greedy offset partitioning strategy yields a minimal number of offset partitions (for a given task). NON-MINIMAL OFFSET PARTITIONS FOR ENTIRE TASK SET Deadline-monotonic processing order does not guarantee overall minimal number of offset partitions (but works well empirically). schedulability ratio 1 0,9 0,8 0,7 0,6 0,5 0,4 0,3 0,2 0,1 0 Q2: SCHEDULABILITY GAINS 0,1 0,2 0,3 0,4 0,5 0,6 0,7 0,8 0,9 utilization NP-RM plain FIFO FIFO + FST FIFO + FOP FIFO + offset tuning FIFO-OT achieves much higher schedulability, thanks to CW-EDF reference schedule. Nasri, Davis, and Brandenburg 15 Nasri, Davis, and Brandenburg 28

49 APPENDIX

50 CAN OFFSET TUNING BE APPLIED TO EDF OR FIXED-PRIORITY SCHEDULING? yes in principle, but no equivalence guarantee FIFO schedule + offset for! 3 : (c) 3 (c) FIFO schedule with offsets (o 3 = 19) 8 τ 3 τ 2 τ (d) RM NP-FP schedule schedule + offset with for! rate-monotonic 3 : priorities and offsets (o 3 = 19) τ 3 8 τ 2 τ Missed Nasri, Davis, and Brandenburg 44

Event-Driven Scheduling. (closely following Jane Liu s Book)

Event-Driven Scheduling. (closely following Jane Liu s Book) Event-Driven Scheduling (closely following Jane Liu s Book) Real-Time Systems, 2009 Event-Driven Systems, 1 Principles Admission: Assign priorities to Jobs At events, jobs are scheduled according to their

More information

CIS 480/899 Embedded and Cyber Physical Systems Spring 2009 Introduction to Real-Time Scheduling. Examples of real-time applications

CIS 480/899 Embedded and Cyber Physical Systems Spring 2009 Introduction to Real-Time Scheduling. Examples of real-time applications CIS 480/899 Embedded and Cyber Physical Systems Spring 2009 Introduction to Real-Time Scheduling Insup Lee Department of Computer and Information Science University of Pennsylvania lee@cis.upenn.edu www.cis.upenn.edu/~lee

More information

Applying pinwheel scheduling and compiler profiling for power-aware real-time scheduling

Applying pinwheel scheduling and compiler profiling for power-aware real-time scheduling Real-Time Syst (2006) 34:37 51 DOI 10.1007/s11241-006-6738-6 Applying pinwheel scheduling and compiler profiling for power-aware real-time scheduling Hsin-hung Lin Chih-Wen Hsueh Published online: 3 May

More information

The CPAL programming language

The CPAL programming language The CPAL programming language Design, Simulate, Execute Embedded Systems Lean Model-Driven Development through Model-Interpretation Nicolas Navet and Sebastian Altmeyer, University of Luxembourg Loïc Fejoz

More information

Deadline scheduling: can your mobile device last longer?

Deadline scheduling: can your mobile device last longer? Deadline scheduling: can your mobile device last longer? Juri Lelli, Mario Bambagini, Giuseppe Lipari Linux Plumbers Conference 202 San Diego (CA), USA, August 3 TeCIP Insitute, Scuola Superiore Sant'Anna

More information

Modular Performance Analysis

Modular Performance Analysis Modular Performance Analysis Lothar Thiele Simon Perathoner, Ernesto Wandeler ETH Zurich, Switzerland 1 Embedded Systems Computation/Communication Resource Interaction 2 Models of Computation How can we

More information

Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems

Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems _ Power Conscious Fixed Priority Scheduling for Hard Real-Time Systems Youngsoo Shin and Kiyoung Choi School of Electrical Engineering Seoul National University Seoul 151-742, Korea Abstract Power efficient

More information

5. Process and thread scheduling

5. Process and thread scheduling 5. Process and thread scheduling 5.1 Organization of Schedulers Embedded and Autonomous Schedulers Priority Scheduling 5.2 Scheduling Methods A Framework for Scheduling Common Scheduling Algorithms Comparison

More information

Scheduling and Communication Synthesis for Distributed Real-Time Systems

Scheduling and Communication Synthesis for Distributed Real-Time Systems Scheduling and Communication Synthesis for Distributed Real-Time Systems Department of Computer and Information Science Linköpings universitet 1 of 30 Outline Motivation System Model and Architecture Scheduling

More information

Performance Evaluation of Recently Proposed Cache Replacement Policies

Performance Evaluation of Recently Proposed Cache Replacement Policies University of Jordan Computer Engineering Department Performance Evaluation of Recently Proposed Cache Replacement Policies CPE 731: Advanced Computer Architecture Dr. Gheith Abandah Asma Abdelkarim January

More information

3.5: Multimedia Operating Systems Resource Management. Resource Management Synchronization. Process Management Multimedia

3.5: Multimedia Operating Systems Resource Management. Resource Management Synchronization. Process Management Multimedia Chapter 2: Basics Chapter 3: Multimedia Systems Communication Aspects and Services Multimedia Applications and Communication Multimedia Transfer and Control Protocols Quality of Service and 3.5: Multimedia

More information

A Comparative Study of Quality of Service Routing Schemes That Tolerate Imprecise State Information

A Comparative Study of Quality of Service Routing Schemes That Tolerate Imprecise State Information A Comparative Study of Quality of Service Routing Schemes That Tolerate Imprecise State Information Xin Yuan Wei Zheng Department of Computer Science, Florida State University, Tallahassee, FL 330 {xyuan,zheng}@cs.fsu.edu

More information

Energy Efficient Scheduling Techniques For Real-Time Embedded Systems

Energy Efficient Scheduling Techniques For Real-Time Embedded Systems Energy Efficient Scheduling Techniques For Real-Time Embedded Systems Rabi Mahapatra & Wei Zhao This work was done by Rajesh Prathipati as part of his MS Thesis here. The work has been update by Subrata

More information

Scheduling Switch-Mode Power Supply Noise for Real-Time Systems

Scheduling Switch-Mode Power Supply Noise for Real-Time Systems Scheduling Switch-Mode Power Supply Noise for Real-Time Systems Subash Sachidananda and Alexander Dean Department of Electrical and Computer Engineering Center for Efficient Scalable and Reliable Computing,

More information

Balancing Bandwidth and Bytes: Managing storage and transmission across a datacast network

Balancing Bandwidth and Bytes: Managing storage and transmission across a datacast network Balancing Bandwidth and Bytes: Managing storage and transmission across a datacast network Pete Ludé iblast, Inc. Dan Radke HD+ Associates 1. Introduction The conversion of the nation s broadcast television

More information

The CPAL programming language. Lean Model-Driven Development through Model-Interpretation

The CPAL programming language. Lean Model-Driven Development through Model-Interpretation The CPAL programming language Design, Simulate, Execute Embedded Systems Lean Model-Driven Development through Model-Interpretation Nicolas Navet, University of Luxembourg October 29 th, 2015 Talk @ CEA

More information

COMP Online Algorithms. Paging and k-server Problem. Shahin Kamali. Lecture 11 - Oct. 11, 2018 University of Manitoba

COMP Online Algorithms. Paging and k-server Problem. Shahin Kamali. Lecture 11 - Oct. 11, 2018 University of Manitoba COMP 7720 - Online Algorithms Paging and k-server Problem Shahin Kamali Lecture 11 - Oct. 11, 2018 University of Manitoba COMP 7720 - Online Algorithms Paging and k-server Problem 1 / 19 Review & Plan

More information

CSE 237A Winter 2018 Homework 1

CSE 237A Winter 2018 Homework 1 CSE 237A Winter 2018 Homework 1 Problem 1 [10 pts] a) As discussed in the lecture, ARM based systems are widely used in the embedded computing. Choose one embedded application and compare features (e.g.,

More information

CSE502: Computer Architecture CSE 502: Computer Architecture

CSE502: Computer Architecture CSE 502: Computer Architecture CSE 502: Computer Architecture Out-of-Order Schedulers Data-Capture Scheduler Dispatch: read available operands from ARF/ROB, store in scheduler Commit: Missing operands filled in from bypass Issue: When

More information

Empirical Probability Based QoS Routing

Empirical Probability Based QoS Routing Empirical Probability Based QoS Routing Xin Yuan Guang Yang Department of Computer Science, Florida State University, Tallahassee, FL 3230 {xyuan,guanyang}@cs.fsu.edu Abstract We study Quality-of-Service

More information

A Virtual Deadline Scheduler for Window-Constrained Service Guarantees

A Virtual Deadline Scheduler for Window-Constrained Service Guarantees Boston University OpenBU Computer Science http://open.bu.edu CAS: Computer Science: Technical Reports 2004-03-23 A Virtual Deadline Scheduler for Window-Constrained Service Guarantees Zhang, Yuting Boston

More information

Maximizing the execution rate of low-criticality tasks in mixed-criticality system

Maximizing the execution rate of low-criticality tasks in mixed-criticality system Maximizing the execution rate of low-criticality tasks in mixed-criticality system Mathieu Jan, Lilia Zaourar CEA LIST LaSTRE Maurice Pitel Schneider Electric Industries www.cea.fr Cliquez Motivation pour

More information

Exploiting Synchronous and Asynchronous DVS

Exploiting Synchronous and Asynchronous DVS Exploiting Synchronous and Asynchronous DVS for Feedback EDF Scheduling on an Embedded Platform YIFAN ZHU and FRANK MUELLER, North Carolina State University Contemporary processors support dynamic voltage

More information

Inter-Device Synchronous Control Technology for IoT Systems Using Wireless LAN Modules

Inter-Device Synchronous Control Technology for IoT Systems Using Wireless LAN Modules Inter-Device Synchronous Control Technology for IoT Systems Using Wireless LAN Modules TOHZAKA Yuji SAKAMOTO Takafumi DOI Yusuke Accompanying the expansion of the Internet of Things (IoT), interconnections

More information

IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. XX, NO. X, AUGUST 20XX 1

IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. XX, NO. X, AUGUST 20XX 1 IEEE/ACM TRANSACTIONS ON NETWORKING, VOL. XX, NO. X, AUGUST 0XX 1 Greenput: a Power-saving Algorithm That Achieves Maximum Throughput in Wireless Networks Cheng-Shang Chang, Fellow, IEEE, Duan-Shin Lee,

More information

Sourjya Bhaumik, Shoban Chandrabose, Kashyap Jataprolu, Gautam Kumar, Paul Polakos, Vikram Srinivasan, Thomas Woo

Sourjya Bhaumik, Shoban Chandrabose, Kashyap Jataprolu, Gautam Kumar, Paul Polakos, Vikram Srinivasan, Thomas Woo CloudIQ Anand Muralidhar (anand.muralidhar@alcatel-lucent.com) Sourjya Bhaumik, Shoban Chandrabose, Kashyap Jataprolu, Gautam Kumar, Paul Polakos, Vikram Srinivasan, Thomas Woo Load(%) Baseband processing

More information

WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition

WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition WAFTL: A Workload Adaptive Flash Translation Layer with Data Partition Qingsong Wei Bozhao Gong, Suraj Pathak, Bharadwaj Veeravalli, Lingfang Zeng and Kanzo Okada Data Storage Institute, A-STAR, Singapore

More information

Surveillance strategies for autonomous mobile robots. Nicola Basilico Department of Computer Science University of Milan

Surveillance strategies for autonomous mobile robots. Nicola Basilico Department of Computer Science University of Milan Surveillance strategies for autonomous mobile robots Nicola Basilico Department of Computer Science University of Milan Intelligence, surveillance, and reconnaissance (ISR) with autonomous UAVs ISR defines

More information

Energy Efficient Soft Real-Time Computing through Cross-Layer Predictive Control

Energy Efficient Soft Real-Time Computing through Cross-Layer Predictive Control Energy Efficient Soft Real-Time Computing through Cross-Layer Predictive Control Guangyi Cao and Arun Ravindran Department of Electrical and Computer Engineering University of North Carolina at Charlotte

More information

Chapter 6: CPU Scheduling

Chapter 6: CPU Scheduling Chapter 6: CPU Scheduling Silberschatz, Galvin and Gagne 2013 Chapter 6: CPU Scheduling Basic Concepts Scheduling Criteria Scheduling Algorithms Sections from the textbook: 6.1, 6.2, and 6.3 6.2 Silberschatz,

More information

Power Management in Multicore Processors through Clustered DVFS

Power Management in Multicore Processors through Clustered DVFS Power Management in Multicore Processors through Clustered DVFS A THESIS SUBMITTED TO THE FACULTY OF THE GRADUATE SCHOOL OF THE UNIVERSITY OF MINNESOTA BY Tejaswini Kolpe IN PARTIAL FULFILLMENT OF THE

More information

A Study of Dynamic Routing and Wavelength Assignment with Imprecise Network State Information

A Study of Dynamic Routing and Wavelength Assignment with Imprecise Network State Information A Study of Dynamic Routing and Wavelength Assignment with Imprecise Network State Information Jun Zhou Department of Computer Science Florida State University Tallahassee, FL 326 zhou@cs.fsu.edu Xin Yuan

More information

Contents. Basic Concepts. Histogram of CPU-burst Times. Diagram of Process State CHAPTER 5 CPU SCHEDULING. Alternating Sequence of CPU And I/O Bursts

Contents. Basic Concepts. Histogram of CPU-burst Times. Diagram of Process State CHAPTER 5 CPU SCHEDULING. Alternating Sequence of CPU And I/O Bursts Contents CHAPTER 5 CPU SCHEDULING Basic Concepts Scheduling Criteria Scheduling Algorithms Multiple-Processor Scheduling Real-Time Scheduling Basic Concepts Maximum CPU utilization obtained with multiprogramming

More information

Hybrid QR Factorization Algorithm for High Performance Computing Architectures. Peter Vouras Naval Research Laboratory Radar Division

Hybrid QR Factorization Algorithm for High Performance Computing Architectures. Peter Vouras Naval Research Laboratory Radar Division Hybrid QR Factorization Algorithm for High Performance Computing Architectures Peter Vouras Naval Research Laboratory Radar Division 8/1/21 Professor G.G.L. Meyer Johns Hopkins University Parallel Computing

More information

VLSI System Testing. Outline

VLSI System Testing. Outline ECE 538 VLSI System Testing Krish Chakrabarty System-on-Chip (SOC) Testing ECE 538 Krish Chakrabarty 1 Outline Motivation for modular testing of SOCs Wrapper design IEEE 1500 Standard Optimization Test

More information

AN310 Energy optimization of a battery-powered device

AN310 Energy optimization of a battery-powered device Energy optimization of a battery-powered device AN 310, May 2018, V 1.0 feedback@keil.com Abstract Optimizing embedded applications for overall efficiency should be an integral part of the development

More information

Power of Realtime 3D-Rendering. Raja Koduri

Power of Realtime 3D-Rendering. Raja Koduri Power of Realtime 3D-Rendering Raja Koduri 1 We ate our GPU cake - vuoi la botte piena e la moglie ubriaca And had more too! 16+ years of (sugar) high! In every GPU generation More performance and performance-per-watt

More information

Arduino Platform Capabilities in Multitasking. environment.

Arduino Platform Capabilities in Multitasking. environment. 7 th International Scientific Conference Technics and Informatics in Education Faculty of Technical Sciences, Čačak, Serbia, 25-27 th May 2018 Session 3: Engineering Education and Practice UDC: 004.42

More information

Towards Real-Time Volunteer Distributed Computing

Towards Real-Time Volunteer Distributed Computing Towards Real-Time Volunteer Distributed Computing Sangho Yi 1, Emmanuel Jeannot 2, Derrick Kondo 1, David P. Anderson 3 1 INRIA MESCAL, 2 RUNTIME, France 3 UC Berkeley, USA Motivation Push towards large-scale,

More information

IND-CCA Secure Hybrid Encryption from QC-MDPC Niederreiter

IND-CCA Secure Hybrid Encryption from QC-MDPC Niederreiter IND-CCA Secure Hybrid Encryption from QC-MDPC Niederreiter 7 th International Conference on Post-Quantum Cryptography 2016 Ingo von Maurich 1, Lukas Heberle 1, Tim Güneysu 2 1 Horst Görtz Institute for

More information

PXI Modules 3066 PXI Multi-Way Active RF Combiner Data Sheet

PXI Modules 3066 PXI Multi-Way Active RF Combiner Data Sheet PXI Modules 3066 PXI Multi-Way Active RF Combiner Data Sheet The most important thing we build is trust 250 MHz to 6 GHz RF signal conditioning module for multi- UE, MIMO and Smartphone testing Four full

More information

Optimized Periodic Broadcast of Non-linear Media

Optimized Periodic Broadcast of Non-linear Media Optimized Periodic Broadcast of Non-linear Media Niklas Carlsson Anirban Mahanti Zongpeng Li Derek Eager Department of Computer Science, University of Saskatchewan, Saskatoon, Canada Department of Computer

More information

Multiple Access (3) Required reading: Garcia 6.3, 6.4.1, CSE 3213, Fall 2010 Instructor: N. Vlajic

Multiple Access (3) Required reading: Garcia 6.3, 6.4.1, CSE 3213, Fall 2010 Instructor: N. Vlajic 1 Multiple Access (3) Required reading: Garcia 6.3, 6.4.1, 6.4.2 CSE 3213, Fall 2010 Instructor: N. Vlajic 2 Medium Sharing Techniques Static Channelization FDMA TDMA Attempt to produce an orderly access

More information

Bootstrapping from Game Tree Search

Bootstrapping from Game Tree Search Joel Veness David Silver Will Uther Alan Blair University of New South Wales NICTA University of Alberta December 9, 2009 Presentation Overview Introduction Overview Game Tree Search Evaluation Functions

More information

CS Computer Architecture Spring Lecture 04: Understanding Performance

CS Computer Architecture Spring Lecture 04: Understanding Performance CS 35101 Computer Architecture Spring 2008 Lecture 04: Understanding Performance Taken from Mary Jane Irwin (www.cse.psu.edu/~mji) and Kevin Schaffer [Adapted from Computer Organization and Design, Patterson

More information

INCIDENTS CLASSIFICATION SCALE METHODOLOGY

INCIDENTS CLASSIFICATION SCALE METHODOLOGY 8 May 2014 WORKING GROUP INCIDENT CLASSIFICATION UNDER SYSTEM OPERATIONS COMMITTEE Contents Revisions... 5 References and Related documents... 5 Change request... 5 1. Overview... 6 1.1 Objectives and

More information

FTSP Power Characterization

FTSP Power Characterization 1. Introduction FTSP Power Characterization Chris Trezzo Tyler Netherland Over the last few decades, advancements in technology have allowed for small lowpowered devices that can accomplish a multitude

More information

Scheduling. Radek Mařík. April 28, 2015 FEE CTU, K Radek Mařík Scheduling April 28, / 48

Scheduling. Radek Mařík. April 28, 2015 FEE CTU, K Radek Mařík Scheduling April 28, / 48 Scheduling Radek Mařík FEE CTU, K13132 April 28, 2015 Radek Mařík (marikr@fel.cvut.cz) Scheduling April 28, 2015 1 / 48 Outline 1 Introduction to Scheduling Methodology Overview 2 Classification of Scheduling

More information

10. BSY-1 Trainer Case Study

10. BSY-1 Trainer Case Study 10. BSY-1 Trainer Case Study This case study is interesting for several reasons: RMS is not used, yet the system is analyzable using RMA obvious solutions would not have helped RMA correctly diagnosed

More information

Lecture 13 Register Allocation: Coalescing

Lecture 13 Register Allocation: Coalescing Lecture 13 Register llocation: Coalescing I. Motivation II. Coalescing Overview III. lgorithms: Simple & Safe lgorithm riggs lgorithm George s lgorithm Phillip. Gibbons 15-745: Register Coalescing 1 Review:

More information

Enhancing System Architecture by Modelling the Flash Translation Layer

Enhancing System Architecture by Modelling the Flash Translation Layer Enhancing System Architecture by Modelling the Flash Translation Layer Robert Sykes Sr. Dir. Firmware August 2014 OCZ Storage Solutions A Toshiba Group Company Introduction This presentation will discuss

More information

Sensor Network Platforms and Tools

Sensor Network Platforms and Tools Sensor Network Platforms and Tools 1 AN OVERVIEW OF SENSOR NODES AND THEIR COMPONENTS References 2 Sensor Node Architecture 3 1 Main components of a sensor node 4 A controller Communication device(s) Sensor(s)/actuator(s)

More information

AI Approaches to Ultimate Tic-Tac-Toe

AI Approaches to Ultimate Tic-Tac-Toe AI Approaches to Ultimate Tic-Tac-Toe Eytan Lifshitz CS Department Hebrew University of Jerusalem, Israel David Tsurel CS Department Hebrew University of Jerusalem, Israel I. INTRODUCTION This report is

More information

CS 229 Final Project: Using Reinforcement Learning to Play Othello

CS 229 Final Project: Using Reinforcement Learning to Play Othello CS 229 Final Project: Using Reinforcement Learning to Play Othello Kevin Fry Frank Zheng Xianming Li ID: kfry ID: fzheng ID: xmli 16 December 2016 Abstract We built an AI that learned to play Othello.

More information

A Dynamic Voltage Scaling Algorithm for Dynamic Workloads

A Dynamic Voltage Scaling Algorithm for Dynamic Workloads A Dynamic Voltage Scaling Algorithm for Dynamic Workloads Albert Mo Kim Cheng and Yan Wang Real-Time Systems Laboratory Department of Computer Science University of Houston Houston, TX, 77204, USA http://www.cs.uh.edu

More information

Comparative Assessment and Evaluation of Jitter Control Methods

Comparative Assessment and Evaluation of Jitter Control Methods Comparative Assessment and Evaluation of Jitter Control Methods Giorgio Buttazzo Scuola Superiore S. Anna Pisa, Italy giorgio@sssup.it Anton Cervin Lund niversity Lund, Sweden anton@control.lth.se Abstract

More information

Wireless in the Real World. Principles

Wireless in the Real World. Principles Wireless in the Real World Principles Make every transmission count E.g., reduce the # of collisions E.g., drop packets early, not late Control errors Fundamental problem in wless Maximize spatial reuse

More information

When to use an FPGA to prototype a controller and how to start

When to use an FPGA to prototype a controller and how to start When to use an FPGA to prototype a controller and how to start Mark Corless, Principal Application Engineer, Novi MI Brad Hieb, Principal Application Engineer, Novi MI 2015 The MathWorks, Inc. 1 When to

More information

Hello, and welcome to this presentation of the STM32G0 digital-to-analog converter. This block is used to convert digital signals to analog voltages

Hello, and welcome to this presentation of the STM32G0 digital-to-analog converter. This block is used to convert digital signals to analog voltages Hello, and welcome to this presentation of the STM32G0 digital-to-analog converter. This block is used to convert digital signals to analog voltages which can interface with the external world. 1 The STM32G0

More information

The Case for Feedback Control Real-Time Scheduling. Abstract

The Case for Feedback Control Real-Time Scheduling. Abstract The Case for Feedback Control Real-Time Scheduling John A. Stankovic, Chenyang Lu and Sang H. Son Department of Computer Science University of Virginia Charlottesville, VA22903 USA e-mail: {stankovic,

More information

About Security of the RAK DEK

About Security of the RAK DEK J. Yaghob (Ed.): ITAT pp. Charles University in Prague, Prague, About Security of the RAK DEK Abstract: The RAK DEK operating unit is a standalone access control system. This unit, and its more advanced

More information

Nonuniform multi level crossing for signal reconstruction

Nonuniform multi level crossing for signal reconstruction 6 Nonuniform multi level crossing for signal reconstruction 6.1 Introduction In recent years, there has been considerable interest in level crossing algorithms for sampling continuous time signals. Driven

More information

Advances in Antenna Measurement Instrumentation and Systems

Advances in Antenna Measurement Instrumentation and Systems Advances in Antenna Measurement Instrumentation and Systems Steven R. Nichols, Roger Dygert, David Wayne MI Technologies Suwanee, Georgia, USA Abstract Since the early days of antenna pattern recorders,

More information

1 0 / 1 1 / Due : Fri. Nov. 2 nd / Mon. Nov. 5

1 0 / 1 1 / Due : Fri. Nov. 2 nd / Mon. Nov. 5 ENGG*4420 Real Time System Design Lab 3: Embedded Real-Time Controller of a Hot Air Plant using RTOS µc/os-ii on Altera NIOS II TA: Matthew Mayhew (mmayhew@uoguelph.ca) Due : Fri. Nov. 2 nd / Mon. Nov.

More information

Localization (Position Estimation) Problem in WSN

Localization (Position Estimation) Problem in WSN Localization (Position Estimation) Problem in WSN [1] Convex Position Estimation in Wireless Sensor Networks by L. Doherty, K.S.J. Pister, and L.E. Ghaoui [2] Semidefinite Programming for Ad Hoc Wireless

More information

Single-Server Queue. Hui Chen, Ph.D. Department of Engineering & Computer Science. Virginia State University. 1/23/2017 CSCI Spring

Single-Server Queue. Hui Chen, Ph.D. Department of Engineering & Computer Science. Virginia State University. 1/23/2017 CSCI Spring Single-Server Queue Hui Chen, Ph.D. Department of Engineering & Computer Science Virginia State University 1/23/2017 CSCI 570 - Spring 2017 1 Outline Discussion on project 0 Single-server queue Concept

More information

RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM

RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM Fengbin Tu, Weiwei Wu, Shouyi Yin, Leibo Liu, Shaojun Wei Institute of Microelectronics Tsinghua University The 45th International

More information

IN-VEHICLE electronic systems have been replacing their

IN-VEHICLE electronic systems have been replacing their IEEE TRANSACTIONS ON VEHICULAR TECHNOLOGY, VOL. 56, NO. 6, NOVEMBER 2007 3431 Systematic Message Schedule Construction for Time-Triggered CAN Klaus Schmidt and Ece G. Schmidt Abstract The most widely used

More information

Optimized Schedule Synthesis under Real-Time Constraints for the Dynamic Segment of FlexRay

Optimized Schedule Synthesis under Real-Time Constraints for the Dynamic Segment of FlexRay 2010 IEEE/IFIP International Conference on Embedded and Ubiquitous Computing Optimized Schedule Synthesis under Real-Time Constraints for the Dynamic Segment of FlexRay Reinhard Schneider, Unmesh Bordoloi,

More information

Battery Aware Dynamic Scheduling For Periodic Task Graphs

Battery Aware Dynamic Scheduling For Periodic Task Graphs Battery Aware Dynamic Scheduling For Periodic Task Graphs Venkat Rao 1, Nicolas Navet 1, Gaurav Singhal 2, Anshul Kumar 3, and G.S Visweswaran 4 1 LORIA-INRIA 2 University of Texas, Austin TRIO TEAM Dept.

More information

White Paper Kilopass X2Bit bitcell: OTP Dynamic Power Cut by Factor of 10

White Paper Kilopass X2Bit bitcell: OTP Dynamic Power Cut by Factor of 10 White Paper Kilopass X2Bit bitcell: OTP Dynamic Power Cut by Factor of 10 November 2015 Of the challenges being addressed by Internet of Things (IoT) designers around the globe, none is more pressing than

More information

Ramon Canal NCD Master MIRI. NCD Master MIRI 1

Ramon Canal NCD Master MIRI. NCD Master MIRI 1 Wattch, Hotspot, Hotleakage, McPAT http://www.eecs.harvard.edu/~dbrooks/wattch-form.html http://lava.cs.virginia.edu/hotspot http://lava.cs.virginia.edu/hotleakage http://www.hpl.hp.com/research/mcpat/

More information

CS4617 Computer Architecture

CS4617 Computer Architecture 1/26 CS4617 Computer Architecture Lecture 2 Dr J Vaughan September 10, 2014 2/26 Amdahl s Law Speedup = Execution time for entire task without using enhancement Execution time for entire task using enhancement

More information

Convolutional Networks Overview

Convolutional Networks Overview Convolutional Networks Overview Sargur Srihari 1 Topics Limitations of Conventional Neural Networks The convolution operation Convolutional Networks Pooling Convolutional Network Architecture Advantages

More information

Interpolation Error in Waveform Table Lookup

Interpolation Error in Waveform Table Lookup Carnegie Mellon University Research Showcase @ CMU Computer Science Department School of Computer Science 1998 Interpolation Error in Waveform Table Lookup Roger B. Dannenberg Carnegie Mellon University

More information

Motor Control using NXP s LPC2900

Motor Control using NXP s LPC2900 Motor Control using NXP s LPC2900 Agenda LPC2900 Overview and Development tools Control of BLDC Motors using the LPC2900 CPU Load of BLDCM and PMSM Enhancing performance LPC2900 Demo BLDC motor 2 LPC2900

More information

Task Allocation: Motivation-Based. Dr. Daisy Tang

Task Allocation: Motivation-Based. Dr. Daisy Tang Task Allocation: Motivation-Based Dr. Daisy Tang Outline Motivation-based task allocation (modeling) Formal analysis of task allocation Motivations vs. Negotiation in MRTA Motivations(ALLIANCE): Pro: Enables

More information

Single-Server Queue. Hui Chen, Ph.D. Computer Science Dept. of Math & Computer Science Virginia State University Petersburg, VA 23806

Single-Server Queue. Hui Chen, Ph.D. Computer Science Dept. of Math & Computer Science Virginia State University Petersburg, VA 23806 Single-Server Queue Hui Chen, Ph.D. Computer Science Dept. of Math & Computer Science Virginia State University Petersburg, VA 23806 1/15/2015 CSCI 570 - Spring 2015 1 Single-Server Queue A single-server

More information

Single-Server Queue. Hui Chen, Ph.D. Dept. of Engineering & Computer Science Virginia State University Petersburg, VA 23806

Single-Server Queue. Hui Chen, Ph.D. Dept. of Engineering & Computer Science Virginia State University Petersburg, VA 23806 Single-Server Queue Hui Chen, Ph.D. Dept. of Engineering & Computer Science Virginia State University Petersburg, VA 23806 1/13/2016 CSCI 570 - Spring 2016 1 Outline Discussion on project and paper proposal

More information

DFS (Dynamic Frequency Selection) Introduction and Test Solution

DFS (Dynamic Frequency Selection) Introduction and Test Solution DFS (Dynamic Frequency Selection) Introduction Sept. 2015 Present by Brian Chi Brian-tn_chi@keysight.com Keysight Technologies Agenda Introduction to DFS DFS Radar Profiles Definition DFS test procedure

More information

Real-Time Task Scheduling for a Variable Voltage Processor

Real-Time Task Scheduling for a Variable Voltage Processor Real-Time Task Scheduling for a Variable Voltage Processor Takanori Okuma Tohru Ishihara Hiroto Yasuura Department of Computer Science and Communication Engineering Graduate School of Information Science

More information

Georgia Tech. Greetings from. Machine Learning and its Application to Integrated Systems

Georgia Tech. Greetings from. Machine Learning and its Application to Integrated Systems Greetings from Georgia Tech Machine Learning and its Application to Integrated Systems Madhavan Swaminathan John Pippin Chair in Microsystems Packaging & Electromagnetics School of Electrical and Computer

More information

Increasing Buffer-Locality for Multiple Index Based Scans through Intelligent Placement and Index Scan Speed Control

Increasing Buffer-Locality for Multiple Index Based Scans through Intelligent Placement and Index Scan Speed Control IM Research Increasing uffer-locality for Multiple Index ased Scans through Intelligent Placement and Index Scan Speed Control Christian A. Lang ishwaranjan hattacharjee Tim Malkemus Database Research

More information

Low Power Embedded Systems in Bioimplants

Low Power Embedded Systems in Bioimplants Low Power Embedded Systems in Bioimplants Steven Bingler Eduardo Moreno 1/32 Why is it important? Lower limbs amputation is a major impairment. Prosthetic legs are passive devices, they do not do well

More information

Communication Analysis

Communication Analysis Chapter 5 Communication Analysis 5.1 Introduction The previous chapter introduced the concept of late integration, whereby systems are assembled at run-time by instantiating modules in a platform architecture.

More information

1 Chrono methods. The term Chrono methods includes all the measurements of electrochemical signals during a well-defined sequence of steps.

1 Chrono methods. The term Chrono methods includes all the measurements of electrochemical signals during a well-defined sequence of steps. Version 1.11.0 NOVA Chrono methods tutorial 1 Chrono methods The term Chrono methods includes all the measurements of electrochemical signals during a well-defined sequence of steps. In NOVA, time resolved

More information

The ilab Experience. Smart Space Orchestration (s2o) Part I: Hardware Nov 29, you set the focus. a blended learning hands-on course concept

The ilab Experience. Smart Space Orchestration (s2o) Part I: Hardware Nov 29, you set the focus. a blended learning hands-on course concept The ilab Experience a blended learning hands-on course concept you set the focus Smart Space Orchestration (s2o) Part I: Hardware Nov 29, 2017 Three parts DIY HW DIY SW P2P Measurements 3 ID card-based

More information

Understanding Channel and Interface Heterogeneity in Multi-channel Multi-radio Wireless Mesh Networks

Understanding Channel and Interface Heterogeneity in Multi-channel Multi-radio Wireless Mesh Networks Understanding Channel and Interface Heterogeneity in Multi-channel Multi-radio Wireless Mesh Networks Anand Prabhu Subramanian, Jing Cao 2, Chul Sung, Samir R. Das Stony Brook University, NY, U.S.A. 2

More information

Energy-Efficient Communication Protocol for Wireless Microsensor Networks

Energy-Efficient Communication Protocol for Wireless Microsensor Networks Energy-Efficient Communication Protocol for Wireless Microsensor Networks Wendi Rabiner Heinzelman Anatha Chandrasakan Hari Balakrishnan Massachusetts Institute of Technology Presented by Rick Skowyra

More information

Constellation Scheduling Under Uncertainty: Models and Benefits

Constellation Scheduling Under Uncertainty: Models and Benefits Unclassified Unlimited Release (UUR) Constellation Scheduling Under Uncertainty: Models and Benefits GSAW 2017 Securing the Future March 14 th 2017 Christopher G. Valica* Jean-Paul Watson *Correspondence:

More information

IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 58, NO. 3, MARCH

IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 58, NO. 3, MARCH IEEE TRANSACTIONS ON SIGNAL PROCESSING, VOL. 58, NO. 3, MARCH 2010 1401 Decomposition Principles and Online Learning in Cross-Layer Optimization for Delay-Sensitive Applications Fangwen Fu, Student Member,

More information

Electronics Design Laboratory Lecture #9. ECEN 2270 Electronics Design Laboratory

Electronics Design Laboratory Lecture #9. ECEN 2270 Electronics Design Laboratory Electronics Design Laboratory Lecture #9 Electronics Design Laboratory 1 Notes Finishing Lab 4 this week Demo requires position control using interrupts and two actions Rotate a given angle Move forward

More information

A Realistic Variable Voltage Scheduling Model for Real-Time Applications

A Realistic Variable Voltage Scheduling Model for Real-Time Applications A Realistic Variable Voltage Scheduling Model for Real- Applications Bren Mochocki Xiaobo Sharon Hu Department of CSE University of Notre Dame Notre Dame, IN 46556, USA {bmochock,shu}@cse.nd.edu Gang Quan

More information

VLSI Physical Design Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur

VLSI Physical Design Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur VLSI Physical Design Prof. Indranil Sengupta Department of Computer Science and Engineering Indian Institute of Technology, Kharagpur Lecture - 48 Testing of VLSI Circuits So, welcome back. So far in this

More information

Interconnect-Power Dissipation in a Microprocessor

Interconnect-Power Dissipation in a Microprocessor 4/2/2004 Interconnect-Power Dissipation in a Microprocessor N. Magen, A. Kolodny, U. Weiser, N. Shamir Intel corporation Technion - Israel Institute of Technology 4/2/2004 2 Interconnect-Power Definition

More information

Compressing Pattern Databases

Compressing Pattern Databases Compressing Pattern Databases Ariel Felner and Ram Meshulam Computer Science Department Bar-Ilan University Ramat-Gan, Israel 92500 Email: ffelner,meshulr1g@cs.biu.ac.il Robert C. Holte Computing Science

More information

Mining for Statistical Models of Availability in Large-Scale Distributed Systems: An Empirical Study of

Mining for Statistical Models of Availability in Large-Scale Distributed Systems: An Empirical Study of Mining for Statistical Models of Availability in Large-Scale Distributed Systems: An Empirical Study of SETI@home Bahman Javadi 1, Derrick Kondo 1, Jean-Marc Vincent 1,2, David P. Anderson 3 1 Laboratoire

More information

V-edge: Fast Self-constructive Power Modeling of Smartphones Based on Battery Voltage Dynamics

V-edge: Fast Self-constructive Power Modeling of Smartphones Based on Battery Voltage Dynamics V-edge: Fast Self-constructive Power Modeling of Smartphones Based on Battery Voltage Dynamics Fengyuan Xu Yunxin Liu Qun Li Yongguang Zhang College of William and Mary Microsoft Research Asia Abstract

More information

Routing Messages in a Network

Routing Messages in a Network Routing Messages in a Network Reference : J. Leung, T. Tam and G. Young, 'On-Line Routing of Real-Time Messages,' Journal of Parallel and Distributed Computing, 34, pp. 211-217, 1996. J. Leung, T. Tam,

More information

TABLE OF CONTENTS CHAPTER NO. TITLE PAGE NO. LIST OF TABLES LIST OF FIGURES LIST OF SYMBOLS AND ABBREVIATIONS

TABLE OF CONTENTS CHAPTER NO. TITLE PAGE NO. LIST OF TABLES LIST OF FIGURES LIST OF SYMBOLS AND ABBREVIATIONS vi TABLE OF CONTENTS CHAPTER TITLE PAGE ABSTRACT LIST OF TABLES LIST OF FIGURES LIST OF SYMBOLS AND ABBREVIATIONS iii viii x xiv 1 INTRODUCTION 1 1.1 DISK SCHEDULING 1 1.2 WINDOW-CONSTRAINED SCHEDULING

More information