CSE 305: Computer Architecture

Size: px
Start display at page:

Download "CSE 305: Computer Architecture"

Transcription

1 CSE 305: Computer Architecture Tanvir Ahmed Khan Department of Computer Science and Engineering Bangladesh University of Engineering and Technology. September 6, /16

2 Recap 2/16

3 Defining Performance desktop gets the job done first Response time datacenter server completed the most jobs during a day throughput 3/16

4 Execution Time & Bandwidth Execution/Response time the time between the start & completion of a task Bandwidth/Throughput the total amount of work done in a given time 4/16

5 Relative Performance Computer X is n times as fast as computer Y, 1 Performance X = Execution time X Performance X = Execution time Y = n Performance Y Execution time X then, the execution time on Y is n times as long as it is on X. 5/16

6 Today s Topic Measuring Computer Performance Contd. CPU clocking and clock rate Instruction Count Clock cycle per instruction The classic CPU performance equation 6/16

7 CPU Clock Cycles computers are constructed using a clock that determines when events take place these discrete time intervals are called clock cycles, or clock cycle time clock period, the time for a complete clock cycle e.g., 250 picoseconds, or 250 ps clock rate, the number of completed clock cycles in 1 second e.g., 4 gigahertz, or 4 GHz clock rate = 1 clock period 7/16

8 CPU Clock Cycles Relation with CPU Performance CPU execution time = CPU clock cycles Clock cycle time CPU execution time = CPU clock cycles Clock rate 8/16

9 CPU Clock Cycles Example Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target? CPU execution time = CPU clock cycles Clock rate 9/16

10 CPU Clock Cycles Example Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target? CPU execution time = CPU clock cycles Clock rate 9/16

11 CPU Clock Cycles Example Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target? CPU execution time = CPU clock cycles Clock rate 9/16

12 CPU Clock Cycles Example Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target? CPU execution time = CPU clock cycles Clock rate 9/16

13 CPU Clock Cycles Example Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target? CPU execution time = CPU clock cycles Clock rate 9/16

14 CPU Clock Cycles Example Our favorite program runs in 10 seconds on computer A, which has a 2 GHz clock. We are trying to help a computer designer build a computer, B, which will run this program in 6 seconds. The designer has determined that a substantial increase in the clock rate is possible, but this increase will affect the rest of the CPU design, causing computer B to require 1.2 times as many clock cycles as computer A for this program. What clock rate should we tell the designer to target? CPU execution time = CPU clock cycles Clock rate 9/16

15 Instruction Performance execution time depends on number of instructions in a program number of clock cycles required can be written as, CPU clock cycles = Instructions Average clock cycles per instruction average number of clock cycles per instruction is abbreviated as CPI 10/16

16 Instruction Performance Example Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 250 ps and a CPI of 2.0 for some program, and computer B has a clock cycle time of 500 ps and a CPI of 1.2 for the same program. Which computer is faster for this program and by how much? 11/16

17 Instruction Performance Example Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 250 ps and a CPI of 2.0 for some program, and computer B has a clock cycle time of 500 ps and a CPI of 1.2 for the same program. Which computer is faster for this program and by how much? Performance X Performance Y = Execution time Y Execution time X = n CPU execution time = CPU clock cycles Clock cycle time CPU clock cycles = Instructions Average clock cycles per instruction 11/16

18 Instruction Performance Example Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 250 ps and a CPI of 2.0 for some program, and computer B has a clock cycle time of 500 ps and a CPI of 1.2 for the same program. Which computer is faster for this program and by how much? Performance X Performance Y = Execution time Y Execution time X = n CPU execution time = CPU clock cycles Clock cycle time CPU clock cycles = Instructions Average clock cycles per instruction 11/16

19 Instruction Performance Example Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 250 ps and a CPI of 2.0 for some program, and computer B has a clock cycle time of 500 ps and a CPI of 1.2 for the same program. Which computer is faster for this program and by how much? Performance X Performance Y = Execution time Y Execution time X = n CPU execution time = CPU clock cycles Clock cycle time CPU clock cycles = Instructions Average clock cycles per instruction 11/16

20 Instruction Performance Example Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 250 ps and a CPI of 2.0 for some program, and computer B has a clock cycle time of 500 ps and a CPI of 1.2 for the same program. Which computer is faster for this program and by how much? Performance X Performance Y = Execution time Y Execution time X = n CPU execution time = CPU clock cycles Clock cycle time CPU clock cycles = Instructions Average clock cycles per instruction 11/16

21 Instruction Performance Example Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 250 ps and a CPI of 2.0 for some program, and computer B has a clock cycle time of 500 ps and a CPI of 1.2 for the same program. Which computer is faster for this program and by how much? Performance X Performance Y = Execution time Y Execution time X = n CPU execution time = CPU clock cycles Clock cycle time CPU clock cycles = Instructions Average clock cycles per instruction 11/16

22 The Classic CPU Performance Equation combining the last two formulas, we can write the basic performance equation in terms of instruction count, CPI, and clock cycle time: CPU time = Instruction count CPI Clock cycle time CPU time = Instruction count CPI Clock rate 12/16

23 The Classic CPU Performance Equation combining the last two formulas, we can write the basic performance equation in terms of instruction count, CPI, and clock cycle time: CPU time = Instruction count CPI Clock cycle time CPU time = Time = Seconds Program = Instructions Program Instruction count CPI Clock rate Clock cycles Instruction Seconds Clock cycle 12/16

24 The Classic CPU Performance Equation Example 1 13/16

25 The Classic CPU Performance Equation Example 2 14/16

26 What s Next The power wall The switch from uniprocessors to multiprocessors Benchmarking the intel core i7 Fallacies and Pitfalls 15/16

27 Reference Computer Organization and Design: The Hardware/Software Interface, Chapter 1, 1.6 David A. Patterson John L. Hennessy 16/16

Lec 24: Parallel Processors. Announcements

Lec 24: Parallel Processors. Announcements Lec 24: Parallel Processors Kavita ala CS 3410, Fall 2008 Computer Science Cornell University P 3 out Hack n Seek nnouncements The goal is to have fun with it Recitations today will talk about it Pizza

More information

Performance Metrics. Computer Architecture. Outline. Objectives. Basic Performance Metrics. Basic Performance Metrics

Performance Metrics. Computer Architecture. Outline. Objectives. Basic Performance Metrics. Basic Performance Metrics Computer Architecture Prof. Dr. Nizamettin AYDIN naydin@yildiz.edu.tr nizamettinaydin@gmail.com Performance Metrics http://www.yildiz.edu.tr/~naydin 1 2 Objectives How can we meaningfully measure and compare

More information

Performance Metrics, Amdahl s Law

Performance Metrics, Amdahl s Law ecture 26 Computer Science 61C Spring 2017 March 20th, 2017 Performance Metrics, Amdahl s Law 1 New-School Machine Structures (It s a bit more complicated!) Software Hardware Parallel Requests Assigned

More information

Assessing and. Rui Wang, Assistant professor Dept. of Information and Communication Tongji University.

Assessing and. Rui Wang, Assistant professor Dept. of Information and Communication Tongji University. Assessing and Understanding Performance Rui Wang, Assistant professor Dept. of Information and Communication Tongji University it Email: ruiwang@tongji.edu.cn 4.1 Introduction Pi Primary reason for examining

More information

Measuring and Evaluating Computer System Performance

Measuring and Evaluating Computer System Performance Measuring and Evaluating Computer System Performance Performance Marches On... But what is performance? The bottom line: Performance Car Time to Bay Area Speed Passengers Throughput (pmph) Ferrari 3.1

More information

CS Computer Architecture Spring Lecture 04: Understanding Performance

CS Computer Architecture Spring Lecture 04: Understanding Performance CS 35101 Computer Architecture Spring 2008 Lecture 04: Understanding Performance Taken from Mary Jane Irwin (www.cse.psu.edu/~mji) and Kevin Schaffer [Adapted from Computer Organization and Design, Patterson

More information

CS4617 Computer Architecture

CS4617 Computer Architecture 1/26 CS4617 Computer Architecture Lecture 2 Dr J Vaughan September 10, 2014 2/26 Amdahl s Law Speedup = Execution time for entire task without using enhancement Execution time for entire task using enhancement

More information

Administrative Issues

Administrative Issues dministrative Issues Text book ($56.69 in mazon.com) Scanned problem set Email list Homework 1 announced, due 01/13/10 Quiz, 01/15/10 Graduate students meeting Relevant chapters in textbook? Technology

More information

CS 6290 Evaluation & Metrics

CS 6290 Evaluation & Metrics CS 6290 Evaluation & Metrics Performance Two common measures Latency (how long to do X) Also called response time and execution time Throughput (how often can it do X) Example of car assembly line Takes

More information

Final Report: DBmbench

Final Report: DBmbench 18-741 Final Report: DBmbench Yan Ke (yke@cs.cmu.edu) Justin Weisz (jweisz@cs.cmu.edu) Dec. 8, 2006 1 Introduction Conventional database benchmarks, such as the TPC-C and TPC-H, are extremely computationally

More information

CS429: Computer Organization and Architecture

CS429: Computer Organization and Architecture CS429: Computer Organization and Architecture Dr. Bill Young Department of Computer Sciences University of Texas at Austin Last updated: November 8, 2017 at 09:27 CS429 Slideset 14: 1 Overview What s wrong

More information

Deadline scheduling: can your mobile device last longer?

Deadline scheduling: can your mobile device last longer? Deadline scheduling: can your mobile device last longer? Juri Lelli, Mario Bambagini, Giuseppe Lipari Linux Plumbers Conference 202 San Diego (CA), USA, August 3 TeCIP Insitute, Scuola Superiore Sant'Anna

More information

ULTRA WIDE BAND(UWB) Embedded Systems Programming

ULTRA WIDE BAND(UWB) Embedded Systems Programming ULTRA WIDE BAND(UWB) Embedded Systems Programming N.Rushi (200601083) Bhargav U.L.N (200601240) OUTLINE : What is UWB? Why UWB? Definition of UWB. Architecture and Spectrum Distribution. UWB vstraditional

More information

Bandwidth Alone Measurement Accuracy

Bandwidth Alone Measurement Accuracy Bandwidth Alone Measurement Accuracy Introduction For accurate rise time measurements, Tektronix has always recommended the commonly quoted advice that the oscilloscope should be three to five times faster

More information

ECE473 Computer Architecture and Organization. Pipeline: Introduction

ECE473 Computer Architecture and Organization. Pipeline: Introduction Computer Architecture and Organization Pipeline: Introduction Lecturer: Prof. Yifeng Zhu Fall, 2015 Portions of these slides are derived from: Dave Patterson UCB Lec 11.1 The Laundry Analogy Student A,

More information

CSE502: Computer Architecture Welcome to CSE 502

CSE502: Computer Architecture Welcome to CSE 502 Welcome to CSE 502 Introduction & Review Today s Lecture Course Overview Course Topics Grading Logistics Academic Integrity Policy Homework Quiz Key basic concepts for Computer Architecture Course Overview

More information

Best Instruction Per Cycle Formula >>>CLICK HERE<<<

Best Instruction Per Cycle Formula >>>CLICK HERE<<< Best Instruction Per Cycle Formula 6 Performance tuning, 7 Perceived performance, 8 Performance Equation, 9 See also is the average instructions per cycle (IPC) for this benchmark. Even. Click Card to

More information

7/11/2012. Single Cycle (Review) CSE 2021: Computer Organization. Multi-Cycle Implementation. Single Cycle with Jump. Pipelining Analogy

7/11/2012. Single Cycle (Review) CSE 2021: Computer Organization. Multi-Cycle Implementation. Single Cycle with Jump. Pipelining Analogy CSE 2021: Computer Organization Single Cycle (Review) Lecture-10 CPU Design : Pipelining-1 Overview, Datapath and control Shakil M. Khan CSE-2021 July-12-2012 2 Single Cycle with Jump Multi-Cycle Implementation

More information

Metrics How to improve performance? CPI MIPS Benchmarks CSC3501 S07 CSC3501 S07. Louisiana State University 4- Performance - 1

Metrics How to improve performance? CPI MIPS Benchmarks CSC3501 S07 CSC3501 S07. Louisiana State University 4- Performance - 1 Performance of Computer Systems Dr. Arjan Durresi Louisiana State University Baton Rouge, LA 70810 Durresi@Csc.LSU.Edu LSUEd These slides are available at: http://www.csc.lsu.edu/~durresi/csc3501_07/ Louisiana

More information

Computer Networks. Practice Set I. Dr. Hussein Al-Bahadili

Computer Networks. Practice Set I. Dr. Hussein Al-Bahadili بسم االله الرحمن الرحيم Computer Networks Practice Set I Dr. Hussein Al-Bahadili (1/11) Q. Circle the right answer. 1. Before data can be transmitted, they must be transformed to. (a) Periodic signals

More information

CSCI-564 Advanced Computer Architecture

CSCI-564 Advanced Computer Architecture CSCI-564 Advanced Computer Architecture Lecture 1: Introduction Bo Wu Colorado School of Mines Disclaimer: most of the slides in this course are adapted from four top-notch computer architecture researchers:

More information

What is a Simulation? Simulation & Modeling. Why Do Simulations? Emulators versus Simulators. Why Do Simulations? Why Do Simulations?

What is a Simulation? Simulation & Modeling. Why Do Simulations? Emulators versus Simulators. Why Do Simulations? Why Do Simulations? What is a Simulation? Simulation & Modeling Introduction and Motivation A system that represents or emulates the behavior of another system over time; a computer simulation is one where the system doing

More information

Combined analytical and FEM method for prediction of synchronous generator no-load voltage waveform

Combined analytical and FEM method for prediction of synchronous generator no-load voltage waveform Combined analytical and FEM method for prediction of synchronous generator no-load voltage waveform 1. INTRODUCTION It is very important for the designer of salient pole synchronous generators to be able

More information

Lecture Fundamentals of Data and signals

Lecture Fundamentals of Data and signals IT-5301-3 Data Communications and Computer Networks Lecture 05-07 Fundamentals of Data and signals Lecture 05 - Roadmap Analog and Digital Data Analog Signals, Digital Signals Periodic and Aperiodic Signals

More information

Computational Efficiency of the GF and the RMF Transforms for Quaternary Logic Functions on CPUs and GPUs

Computational Efficiency of the GF and the RMF Transforms for Quaternary Logic Functions on CPUs and GPUs 5 th International Conference on Logic and Application LAP 2016 Dubrovnik, Croatia, September 19-23, 2016 Computational Efficiency of the GF and the RMF Transforms for Quaternary Logic Functions on CPUs

More information

Computer Architecture

Computer Architecture Computer Architecture Lecture 01 Arkaprava Basu www.csa.iisc.ac.in Acknowledgements Several of the slides in the deck are from Luis Ceze (Washington), Nima Horanmand (Stony Brook), Mark Hill, David Wood,

More information

Overview. 1 Trends in Microprocessor Architecture. Computer architecture. Computer architecture

Overview. 1 Trends in Microprocessor Architecture. Computer architecture. Computer architecture Overview 1 Trends in Microprocessor Architecture R05 Robert Mullins Computer architecture Scaling performance and CMOS Where have performance gains come from? Modern superscalar processors The limits of

More information

Digital Design Laboratory Lecture 7. A/D and D/A

Digital Design Laboratory Lecture 7. A/D and D/A ECE 280 / CSE 280 Digital Design Laboratory Lecture 7 A/D and D/A Analog/Digital Conversion A/D conversion is the process of sampling a continuous signal Two significant implications 1. The information

More information

8253 functions ( General overview )

8253 functions ( General overview ) What are these? The Intel 8253 and 8254 are Programmable Interval Timers (PITs), which perform timing and counting functions. They are found in all IBM PC compatibles. 82C54 which is a superset of the

More information

Architecting Systems of the Future, page 1

Architecting Systems of the Future, page 1 Architecting Systems of the Future featuring Eric Werner interviewed by Suzanne Miller ---------------------------------------------------------------------------------------------Suzanne Miller: Welcome

More information

SiTime University Turbo Seminar Series

SiTime University Turbo Seminar Series SiTime University Turbo Seminar Series How to Measure Clock Jitter Part I Principle and Practice April 8-9, 2013 Agenda Jitter definitions and terminology Who cares about jitter How to measure clock jitter

More information

THE DOMAIN AND RANGE OF A FUNCTION Basically, all functions do is convert inputs into outputs.

THE DOMAIN AND RANGE OF A FUNCTION Basically, all functions do is convert inputs into outputs. THE DOMAIN AND RANGE OF A FUNCTION Basically, all functions do is convert inputs into outputs. Exercise #1: Consider the function y = f (x) shown on the graph below. (a) Evaluate each of the following:

More information

Picosecond Time Stretcher and Time-to- Amplitude Converter Design and Simulations

Picosecond Time Stretcher and Time-to- Amplitude Converter Design and Simulations Picosecond Time Stretcher and Time-to- Amplitude Converter Design and Simulations Introduction Fukun Tang Enrico Fermi Institute, The University of Chicago Proposed Picosecond (psec) Time Stretcher psec

More information

Testing with 40 GHz Laser Sources

Testing with 40 GHz Laser Sources Testing with 40 GHz Laser Sources White Paper PN 200-0500-00 Revision 1.1 January 2009 Calmar Laser, Inc www.calmarlaser.com Overview Calmar s 40 GHz fiber lasers are actively mode-locked fiber lasers.

More information

RIZ DRM Compact Solution

RIZ DRM Compact Solution The RIZ DRM Compact Solution offers total solution in digitalization of AM broadcasting. It is applicable not only at the new generation of digital ready transmitters but also to the existing analogue

More information

Using Signaling Rate and Transfer Rate

Using Signaling Rate and Transfer Rate Application Report SLLA098A - February 2005 Using Signaling Rate and Transfer Rate Kevin Gingerich Advanced-Analog Products/High-Performance Linear ABSTRACT This document defines data signaling rate and

More information

Computer Architecture A Quantitative Approach

Computer Architecture A Quantitative Approach Computer Architecture A Quantitative Approach Fourth Edition John L. Hennessy Stanford University David A. Patterson University of California at Berkeley With Contributions by Andrea C. Arpaci-Dusseau

More information

Signals. Periodic vs. Aperiodic. Signals

Signals. Periodic vs. Aperiodic. Signals Signals 1 Periodic vs. Aperiodic Signals periodic signal completes a pattern within some measurable time frame, called a period (), and then repeats that pattern over subsequent identical periods R s.

More information

CS 110 Computer Architecture Lecture 11: Pipelining

CS 110 Computer Architecture Lecture 11: Pipelining CS 110 Computer Architecture Lecture 11: Pipelining Instructor: Sören Schwertfeger http://shtech.org/courses/ca/ School of Information Science and Technology SIST ShanghaiTech University Slides based on

More information

Benchmarking C++ From video games to algorithmic trading. Alexander Radchenko

Benchmarking C++ From video games to algorithmic trading. Alexander Radchenko Benchmarking C++ From video games to algorithmic trading Alexander Radchenko Quiz. How long it takes to run? 3.5GHz Xeon at CentOS 7 Write your name Write your guess as a single number Write time units

More information

Experience with new architectures: moving from HELIOS to Marconi

Experience with new architectures: moving from HELIOS to Marconi Experience with new architectures: moving from HELIOS to Marconi Serhiy Mochalskyy, Roman Hatzky 3 rd Accelerated Computing For Fusion Workshop November 28 29 th, 2016, Saclay, France High Level Support

More information

The Latest High-Speed Imaging Technologies and Applications

The Latest High-Speed Imaging Technologies and Applications The Latest High-Speed Imaging Technologies and Applications Dr. Lourenco IDT Inc. October 16 th, 2012 Table of Contents Introduction of high-speed imaging The technology of high-speed cameras The latest

More information

Ps3 Computing Instruction Set Definition Reduced

Ps3 Computing Instruction Set Definition Reduced Ps3 Computing Instruction Set Definition Reduced (Compare scalar processors, whose instructions operate on single data items.) that feature instructions for a form of vector processing on multiple (vectorized)

More information

Jitter Measurements using Phase Noise Techniques

Jitter Measurements using Phase Noise Techniques Jitter Measurements using Phase Noise Techniques Agenda Jitter Review Time-Domain and Frequency-Domain Jitter Measurements Phase Noise Concept and Measurement Techniques Deriving Random and Deterministic

More information

ITEE Journal. Information Technology & Electrical Engineering

ITEE Journal. Information Technology & Electrical Engineering Volume, Issue August 0 ISSN: - 06-708X 0- International Journal of Information Technology and Electrical Engineering Scheduling in Multi-core Systems: Minimizing Average Waiting Time by merging (Round-Robin

More information

CS420/520 Computer Architecture I

CS420/520 Computer Architecture I CS42/52 Computer rchitecture I Designing a Pipeline Processor (C4: ppendix ) Dr. Xiaobo Zhou Department of Computer Science CS42/52 pipeline. UC. Colorado Springs dapted from UCB97 & UCB3 Branch Jump Recap:

More information

UWB (WPAN) Mohammad Abualreesh.

UWB (WPAN) Mohammad Abualreesh. UWB (WPAN) Mohammad Abualreesh Mohammad.Abualreesh@hut.fi Outline UWB basics UWB for WPAN UWB basics What is UWB? UWB is a radio technology that modulates impulse based waveforms instead of continuous

More information

Ultra-high-speed Interconnect Technology for Processor Communication

Ultra-high-speed Interconnect Technology for Processor Communication Ultra-high-speed Interconnect Technology for Processor Communication Yoshiyasu Doi Samir Parikh Yuki Ogata Yoichi Koyanagi In order to improve the performance of storage systems and servers that make up

More information

Digital Logic ircuits Circuits Fundamentals I Fundamentals I

Digital Logic ircuits Circuits Fundamentals I Fundamentals I Digital Logic Circuits Fundamentals I Fundamentals I 1 Digital and Analog Quantities Electronic circuits can be divided into two categories. Digital Electronics : deals with discrete values (= sampled

More information

Compact VNA - TR1300/1

Compact VNA - TR1300/1 Compact VNA - TR1300/1 TM Extended Specifications Frequency range: 300 khz - 1.3 GHz Wide output power adjustment range: -55 dbm to +3 dbm Dynamic range: 135 db (10 Hz IF bandwidth) typ. Measurement time

More information

Picosecond Pulses for Test & Measurement

Picosecond Pulses for Test & Measurement Picosecond Pulses for Test & Measurement White Paper PN 200-0100-00 Revision 1.1 September 2003 Calmar Optcom, Inc www.calamropt.com Overview Calmar s picosecond laser sources are actively mode-locked

More information

Single-Cycle CPU The following exercises are taken from Hennessy and Patterson, CO&D 2 nd, 3 rd, and 4 th Ed.

Single-Cycle CPU The following exercises are taken from Hennessy and Patterson, CO&D 2 nd, 3 rd, and 4 th Ed. EE 357 Homework 7 Redekopp Name: Lec: 9:30 / 11:00 Score: Submit answers via Blackboard for all problems except 5.) and 6.). For those questions, submit a hardcopy with your answers, diagrams, circuit

More information

Another way to implement a folding ADC

Another way to implement a folding ADC Another way to implement a folding ADC J. Van Valburg and R. van de Plassche, An 8-b 650 MHz Folding ADC, IEEE JSSC, vol 27, #12, pp. 1662-6, Dec 1992 Coupled Differential Pair J. Van Valburg and R. van

More information

Static Energy Reduction Techniques in Microprocessor Caches

Static Energy Reduction Techniques in Microprocessor Caches Static Energy Reduction Techniques in Microprocessor Caches Heather Hanson, Stephen W. Keckler, Doug Burger Computer Architecture and Technology Laboratory Department of Computer Sciences Tech Report TR2001-18

More information

Oversampling Converters

Oversampling Converters Oversampling Converters Behzad Razavi Electrical Engineering Department University of California, Los Angeles Outline Basic Concepts First- and Second-Order Loops Effect of Circuit Nonidealities Cascaded

More information

Parallel Storage and Retrieval of Pixmap Images

Parallel Storage and Retrieval of Pixmap Images Parallel Storage and Retrieval of Pixmap Images Roger D. Hersch Ecole Polytechnique Federale de Lausanne Lausanne, Switzerland Abstract Professionals in various fields such as medical imaging, biology

More information

Improving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs

Improving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs ISSUE: March 2016 Improving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs by Alex Dumais, Microchip Technology, Chandler, Ariz. With the consistent push for higher-performance

More information

Ensuring Clean Power for RF and Digital Applications

Ensuring Clean Power for RF and Digital Applications SSC12-IX-4 Ensuring Clean Power for RF and Digital Applications Tom Boehler and Steven Sandler AEi Systems Los Angeles, CA, 90045; 310-216-1144 TomBoehler@aeng.com Steve@aeng.com ABSTRACT Power supply

More information

Unit-6 PROGRAMMABLE INTERRUPT CONTROLLERS 8259A-PROGRAMMABLE INTERRUPT CONTROLLER (PIC) INTRODUCTION

Unit-6 PROGRAMMABLE INTERRUPT CONTROLLERS 8259A-PROGRAMMABLE INTERRUPT CONTROLLER (PIC) INTRODUCTION M i c r o p r o c e s s o r s a n d M i c r o c o n t r o l l e r s P a g e 1 PROGRAMMABLE INTERRUPT CONTROLLERS 8259A-PROGRAMMABLE INTERRUPT CONTROLLER (PIC) INTRODUCTION Microcomputer system design requires

More information

IF ID EX MEM WB 400 ps 225 ps 350 ps 450 ps 300 ps

IF ID EX MEM WB 400 ps 225 ps 350 ps 450 ps 300 ps CSE 30321 Computer Architecture I Fall 2011 Homework 06 Pipelined Processors 75 points Assigned: November 1, 2011 Due: November 8, 2011 PLEASE DO THE ASSIGNMENT ON THIS HANDOUT!!! Problem 1: (15 points)

More information

Chapter 3 Data and Signals

Chapter 3 Data and Signals Chapter 3 Data and Signals 3.2 To be transmitted, data must be transformed to electromagnetic signals. 3-1 ANALOG AND DIGITAL Data can be analog or digital. The term analog data refers to information that

More information

A Quick Guide to Understanding the Impact of Test Time on Estimation of Mean Time Between Failure (MTBF)

A Quick Guide to Understanding the Impact of Test Time on Estimation of Mean Time Between Failure (MTBF) A Quick Guide to Understanding the Impact of Test Time on Estimation of Mean Time Between Failure (MTBF) Authored by: Lenny Truett, Ph.D. STAT T&E COE The goal of the STAT T&E COE is to assist in developing

More information

EE 457 Homework 5 Redekopp Name: Score: / 100_

EE 457 Homework 5 Redekopp Name: Score: / 100_ EE 457 Homework 5 Redekopp Name: Score: / 100_ Single-Cycle CPU The following exercises are taken from Hennessy and Patterson, CO&D 2 nd, 3 rd, and 4 th Ed. 1.) (6 pts.) Review your class notes. a. Is

More information

Table of Contents HOL ADV

Table of Contents HOL ADV Table of Contents Lab Overview - - Horizon 7.1: Graphics Acceleartion for 3D Workloads and vgpu... 2 Lab Guidance... 3 Module 1-3D Options in Horizon 7 (15 minutes - Basic)... 5 Introduction... 6 3D Desktop

More information

SDR Platforms for Research on Programmable Wireless Networks

SDR Platforms for Research on Programmable Wireless Networks SDR Platforms for Research on Programmable Wireless Networks John Chapin jchapin@vanu.com Presentation to NSF NeTS Informational Meeting 2/5/2004 Outline SDR components / terminology Example SDR systems

More information

The Glicko system. Professor Mark E. Glickman Boston University

The Glicko system. Professor Mark E. Glickman Boston University The Glicko system Professor Mark E. Glickman Boston University Arguably one of the greatest fascinations of tournament chess players and competitors of other games is the measurement of playing strength.

More information

TE 302 DISCRETE SIGNALS AND SYSTEMS. Chapter 1: INTRODUCTION

TE 302 DISCRETE SIGNALS AND SYSTEMS. Chapter 1: INTRODUCTION TE 302 DISCRETE SIGNALS AND SYSTEMS Study on the behavior and processing of information bearing functions as they are currently used in human communication and the systems involved. Chapter 1: INTRODUCTION

More information

Pipelined Processor Design

Pipelined Processor Design Pipelined Processor Design COE 38 Computer Architecture Prof. Muhamed Mudawar Computer Engineering Department King Fahd University of Petroleum and Minerals Presentation Outline Pipelining versus Serial

More information

1-Port USB VNA - R60 Extended Specifications

1-Port USB VNA - R60 Extended Specifications TM 1- USB VNA - R60 Extended Specifications Patent US 9,291,657 - No test cable needed Frequency range: 1 MHz - 6 GHz Measurement time per point: 100 µs min typ. Automation programming in LabView, Python,

More information

RESIDUE AMPLIFIER PIPELINE ADC

RESIDUE AMPLIFIER PIPELINE ADC RESIDUE AMPLIFIER PIPELINE ADC A direct-conversion ADC designed only with Op-Amps Abstract This project explores the design of a type of direct-conversion ADC called a Residue Amplifier Pipeline ADC. Direct-conversion

More information

DWS versus Microcap 10: 10 RL-TL cell cascade comparative benchmark

DWS versus Microcap 10: 10 RL-TL cell cascade comparative benchmark DWS versus Microcap 10: 10 RL-TL cell cascade comparative benchmark INTRODUCTION A simple 10-cell RL-TL test circuit has been simulated using two completely different simulators: Microcap10 (MC10, evaluation

More information

PIONEX DEBUTS FASTEST AMD ATHLON WORKSTATION FOR SOLIDWORKS.(Pionex Technologies Athlon-based Elite Professional Workstation)(Product Announcement):

PIONEX DEBUTS FASTEST AMD ATHLON WORKSTATION FOR SOLIDWORKS.(Pionex Technologies Athlon-based Elite Professional Workstation)(Product Announcement): PIONEX DEBUTS FASTEST AMD ATHLON WORKSTATION FOR SOLIDWORKS.(Pionex Technologies Athlon-based Elite Professional Workstation)(Product Announcement): An Article From: Computer Workstations [HTML] [Digi

More information

Georgia Tech. Greetings from. Machine Learning and its Application to Integrated Systems

Georgia Tech. Greetings from. Machine Learning and its Application to Integrated Systems Greetings from Georgia Tech Machine Learning and its Application to Integrated Systems Madhavan Swaminathan John Pippin Chair in Microsystems Packaging & Electromagnetics School of Electrical and Computer

More information

Dynamic MIPS Rate Stabilization in Out-of-Order Processors

Dynamic MIPS Rate Stabilization in Out-of-Order Processors Dynamic Rate Stabilization in Out-of-Order Processors Jinho Suh and Michel Dubois Ming Hsieh Dept of EE University of Southern California Outline Motivation Performance Variability of an Out-of-Order Processor

More information

go1984 Performance Optimization

go1984 Performance Optimization go1984 Performance Optimization Date: October 2007 Based on go1984 version 3.7.0.1 go1984 Performance Optimization http://www.go1984.com Alfred-Mozer-Str. 42 D-48527 Nordhorn Germany Telephone: +49 (0)5921

More information

Compact VNA - TR7530. Extended Specifications EXTEND YOUR REACH TM

Compact VNA - TR7530. Extended Specifications EXTEND YOUR REACH TM Compact VNA - TR7530 TM Extended Specifications Frequency range: 20 khz - 3 GHz Wide output power adjustment range: -50 dbm to +5 dbm Dynamic range: 123 db (10 Hz IF bandwidth) typ. Measurement time per

More information

Impulse Radar and CTBV Processing

Impulse Radar and CTBV Processing Impulse and CTBV Processing Håkon A. Hjortland Department of Informatics University of Oslo Workshop on UWB implementations 2009-05-04 Håkon A. Hjortland (Univ. of Oslo) Impulse and CTBV Processing UWB

More information

GPU-accelerated SDR Implementation of Multi-User Detector for Satellite Return Links

GPU-accelerated SDR Implementation of Multi-User Detector for Satellite Return Links DLR.de Chart 1 GPU-accelerated SDR Implementation of Multi-User Detector for Satellite Return Links Chen Tang chen.tang@dlr.de Institute of Communication and Navigation German Aerospace Center DLR.de Chart

More information

6 TH INTERNATIONAL CONFERENCE ON APPLIED INTERNET AND INFORMATION TECHNOLOGIES 3-4 JUNE 2016, BITOLA, R. MACEDONIA PROCEEDINGS

6 TH INTERNATIONAL CONFERENCE ON APPLIED INTERNET AND INFORMATION TECHNOLOGIES 3-4 JUNE 2016, BITOLA, R. MACEDONIA PROCEEDINGS 6 TH INTERNATIONAL CONFERENCE ON APPLIED INTERNET AND INFORMATION TECHNOLOGIES 3-4 JUNE 2016, BITOLA, R. MACEDONIA PROCEEDINGS Editor: Publisher: Prof. Pece Mitrevski, PhD Faculty of Information and Communication

More information

OFDM system: Discrete model Spectral efficiency Characteristics. OFDM based multiple access schemes. OFDM sensitivity to synchronization errors

OFDM system: Discrete model Spectral efficiency Characteristics. OFDM based multiple access schemes. OFDM sensitivity to synchronization errors Introduction - Motivation OFDM system: Discrete model Spectral efficiency Characteristics OFDM based multiple access schemes OFDM sensitivity to synchronization errors 4 OFDM system Main idea: to divide

More information

Increasing Performance Requirements and Tightening Cost Constraints

Increasing Performance Requirements and Tightening Cost Constraints Maxim > Design Support > Technical Documents > Application Notes > Power-Supply Circuits > APP 3767 Keywords: Intel, AMD, CPU, current balancing, voltage positioning APPLICATION NOTE 3767 Meeting the Challenges

More information

IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, VOL. 1, NO. 1, JANUARY

IEEE TRANSACTIONS ON MULTI-SCALE COMPUTING SYSTEMS, VOL. 1, NO. 1, JANUARY This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 1.119/TMSCS.218.287438,

More information

Testing with Femtosecond Pulses

Testing with Femtosecond Pulses Testing with Femtosecond Pulses White Paper PN 200-0200-00 Revision 1.3 January 2009 Calmar Laser, Inc www.calmarlaser.com Overview Calmar s femtosecond laser sources are passively mode-locked fiber lasers.

More information

Comparing BFS, Genetic Algorithms, and the Arc-Constancy 3 Algorithm to solve N Queens and Cross Math

Comparing BFS, Genetic Algorithms, and the Arc-Constancy 3 Algorithm to solve N Queens and Cross Math Comparing BFS, Genetic Algorithms, and the Arc-Constancy 3 Algorithm to solve N Queens and Cross Math Peter Irvine College of Science And Engineering University of Minnesota Minneapolis, Minnesota 55455

More information

Waves, Wavelength, Frequency and. Bands. Al Penney VO1NO

Waves, Wavelength, Frequency and. Bands. Al Penney VO1NO Waves, Wavelength, Frequency and Bands Objective On completion, you should be able to: Define Frequency, Wavelength, Band; Perform simple calculations involving frequency and wavelength; and Be familiar

More information

Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths

Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths Measuring PCB, Cable and Interconnect Impedance, Dielectric Constants, Velocity Factor, and Lengths Controlled impedance printed circuit boards (PCBs) often include a measurement coupon, which typically

More information

Full Wave Solution for Intel CPU With a Heat Sink for EMC Investigations

Full Wave Solution for Intel CPU With a Heat Sink for EMC Investigations Full Wave Solution for Intel CPU With a Heat Sink for EMC Investigations Author Lu, Junwei, Zhu, Boyuan, Thiel, David Published 2010 Journal Title I E E E Transactions on Magnetics DOI https://doi.org/10.1109/tmag.2010.2044483

More information

ELEC-H-473 Microprocessor architectures. Lecture 01 Dragomir Milojevic

ELEC-H-473 Microprocessor architectures. Lecture 01 Dragomir Milojevic ELEC-H-473 Microprocessor architectures Lecture 01 Dragomir Milojevic dmilojev@ulb.ac.be General information 1. Agenda Lectures 2 ECTS = 12 sessions, 2h/session Monday from 10.00 to 12.00 (C3.122); CONFLICT

More information

Dr. D. M. Akbar Hussain

Dr. D. M. Akbar Hussain Course Objectives: To enable the students to learn some more practical facts about DSP architectures. Objective is that they can apply this knowledge to map any digital filtering algorithm and related

More information

Chapter 12. Cross-Layer Optimization for Multi- Hop Cognitive Radio Networks

Chapter 12. Cross-Layer Optimization for Multi- Hop Cognitive Radio Networks Chapter 12 Cross-Layer Optimization for Multi- Hop Cognitive Radio Networks 1 Outline CR network (CRN) properties Mathematical models at multiple layers Case study 2 Traditional Radio vs CR Traditional

More information

Introduction. Lecture 0 ICOM 4075

Introduction. Lecture 0 ICOM 4075 Introduction Lecture 0 ICOM 4075 Information Ageis the term used to refer to the present era, beginning in the 80 s. The name alludes to the global economy's shift in focus away from the manufacturing

More information

Power Capping Via Forced Idleness

Power Capping Via Forced Idleness Power Capping Via Forced Idleness Rajarshi Das IBM Research rajarshi@us.ibm.com Anshul Gandhi Carnegie Mellon University anshulg@cs.cmu.edu Jeffrey O. Kephart IBM Research kephart@us.ibm.com Mor Harchol-Balter

More information

M5090. Extended Specifications EXTEND YOUR REACH TM

M5090. Extended Specifications EXTEND YOUR REACH TM M5090 Extended Specifications TM Frequency range: 300 khz - 8.5 GHz Wide output power adjustment range: -55 dbm to +5 dbm Dynamic range: 130 db (10 Hz IF bandwidth) typ. Measurement time per point: 70

More information

Contents. Basic Concepts. Histogram of CPU-burst Times. Diagram of Process State CHAPTER 5 CPU SCHEDULING. Alternating Sequence of CPU And I/O Bursts

Contents. Basic Concepts. Histogram of CPU-burst Times. Diagram of Process State CHAPTER 5 CPU SCHEDULING. Alternating Sequence of CPU And I/O Bursts Contents CHAPTER 5 CPU SCHEDULING Basic Concepts Scheduling Criteria Scheduling Algorithms Multiple-Processor Scheduling Real-Time Scheduling Basic Concepts Maximum CPU utilization obtained with multiprogramming

More information

22 Marzo 2012 IFEMA, Madrid spain.ni.com/nidays.

22 Marzo 2012 IFEMA, Madrid spain.ni.com/nidays. 22 Marzo 2012 IFEMA, Madrid spain.ni.com/nidays www.infoplc.net The Art of Benchmarking Speed PXI Versus Rack-and-Stack Test Equipment Filippo Persia Systems Engineer Automated Test Mediterranean Region

More information

By Pierre Olivier, Vice President, Engineering and Manufacturing, LeddarTech Inc.

By Pierre Olivier, Vice President, Engineering and Manufacturing, LeddarTech Inc. Leddar optical time-of-flight sensing technology, originally discovered by the National Optics Institute (INO) in Quebec City and developed and commercialized by LeddarTech, is a unique LiDAR technology

More information

High Performance Computing and Visualization at the School of Health Information Sciences

High Performance Computing and Visualization at the School of Health Information Sciences High Performance Computing and Visualization at the School of Health Information Sciences Stefan Birmanns, Ph.D. Postdoctoral Associate Laboratory for Structural Bioinformatics Outline High Performance

More information

Selected Solutions to Problem-Set #3 COE 608: Computer Organization and Architecture Single Cycle Datapath and Control

Selected Solutions to Problem-Set #3 COE 608: Computer Organization and Architecture Single Cycle Datapath and Control Selected Solutions to Problem-Set #3 COE 608: Computer Organization and Architecture Single Cycle Datapath and Control 4.1. Done in the class 4.2. Try it yourself Q4.3. 4.3.1 a. Logic Only b. Logic Only

More information

Module 7 Bandwidth and Maximum Data Rate of a channel

Module 7 Bandwidth and Maximum Data Rate of a channel Computer Networks and ITCP/IP Protocols 1 Module 7 Bandwidth and Maximum Data Rate of a channel Introduction Data communication is about how the bits sent across the wire. Bits cannot be sent without converting

More information

Phase Noise and Tuning Speed Optimization of a MHz Hybrid DDS-PLL Synthesizer with milli Hertz Resolution

Phase Noise and Tuning Speed Optimization of a MHz Hybrid DDS-PLL Synthesizer with milli Hertz Resolution Phase Noise and Tuning Speed Optimization of a 5-500 MHz Hybrid DDS-PLL Synthesizer with milli Hertz Resolution BRECHT CLAERHOUT, JAN VANDEWEGE Department of Information Technology (INTEC) University of

More information