MGPA Linearity Non-linearity measurements in the lab hardware description method results
|
|
- Dylan Little
- 5 years ago
- Views:
Transcription
1 MGPA Linearity Non-linearity measurements in the lab hardware description method results Mark Raymond (Dec.24) 1
2 Linearity test bench Digital Sequencer prog. delay ( 25 ns 1 ns steps) LabView automated AWG (AG3325) use prog. attenuator, rather than changing amp. of AWG O/P to avoid contribution from AWG O/P stage linearity 1ns programmable attenuator (HP8494+HP8495) 1 db steps prog. delay Cinj AWG 4 MHz clock and ADC MGPA prog. attenuator level shift 14-bit ADC (SIS331) 14-bit ADC -> negligible INL and DNL contribution to measurement for MGPA test board use either RAL PCB with socket easy chip exchange or VFE card verify performance in final configuration 14-bit VME ADC MGPA test board 2
3 MGPA test board photos RAL board with socket modified VFE card (latest version) charge injection APD in light tight enclosure diff. to s.e. conversion differential MGPA O/P signals accessed between MGPA and ADC 3
4 Linearity measurement procedure 1) remove MGPA test board and characterise system => make precision measurement of attenuator steps Digital Sequencer prog. delay ( 25 ns 1 ns steps) AWG (AG3325) 5ns CR-RC shape programmable attenuator (HP8494+HP8495) 1 db steps 4 MHz clock and ADC level shift 14-bit ADC (SIS331) 2) replace MGPA and measure pulse shapes for different signal sizes Digital Sequencer prog. delay ( 25 ns 1 ns steps) AWG (AG3325) 1ns programmable attenuator (HP8494+HP8495) 1 db steps Cinj 4 MHz clock and ADC MGPA level shift 4 MHz 14-bit ADC (SIS331) pulse shapes measured with 1ns resolution by sweeping time of charge injection using prog. delay 4
5 Typical non-linearity measurement (1) 5.8 pc high gain channel (VFE card) 18 pf Cin added fullscale signal = 5.8 pc signal sizes not linearly spaced because of logarithmic attenuator steps [Volts].5 ADC range subtract pedestals time [1 nsec. steps] time [1 nsec. steps] 5
6 Typical non-linearity measurement (2) pedestal subtracted pulse shapes take peak samples and fit peak sample value [volts] peak sample vs. attenuator value peak samples fit to peak samples time [1 nsec. steps] attenuator steps corresponds to 5.8 pc here 6
7 Typical non-linearity measurement (3) peak sample value [volts] peak samples fit to peak samples non-linearity non-linearity [% fullscale] finally calculate linearity Non-linearity [% fullscale] = peak pulse ht. fit (to pk pulse ht) x 1 fullscale signal (1.8 V) attenuator steps 7
8 Pulse shape matching [Volts] can also calculate pulse shape matching for same data PSMF = peak sample value / sample 25ns before Pulse Shape Matching = (PSMF Average PSMF) Average PSMF Average PSMF = average over all pulse shapes time [1 nsec. steps] 2 PSM [%] attenuator steps.8 8
9 Some non-linearity results (old) MGPA Version 1 MGPA Version 2 Nonlinearity [% fullscale] high gain range mid low 1 chips measured for each MGPA version v. similar results V1 cf. V2 nonlinearity within (or close to) ±.1% specification these measurements made on RAL card using simulated APD capacitance Nonlinearity [% fullscale] high mid 8 1 low charge injected [pc] charge injected [pc] 9
10 New results non-linearity [% fullscale] Hi gain channel non-linearity measured on VFE card pf APD 18 pf, 5 ns risetime Why is non-linearity worse in H4 beam? (noticeable fall-off for small signals on high gain channel) Could there be an APD effect? No no significant difference between 18 pf and APD biased at 35 V Could signal risetime be shorter than expected? No - changing charge injection 1ns -> 5ns doesn t make much difference (at least for high gain channel) attenuator steps 1
11 Final thoughts non-linearity measured using procedure described here does not explain test beam results results here within or very close to +/-.1% spec. method used here will not include any contribution from ADC, but don t expect to be significant could test beam linearity studies be more sensitive to pulse shape? 2 PSM within design spec. but does tend to show similar trend to test beam linearity plots PSM [%] attenuator steps.8 11
Input Drive Circuitry for SAR ADCs. Section 8
for SAR ADCs Section 8 SAR ADCs in particular have input stages that have a very dynamic behavior. Designing circuitry to drive these loads is an interesting challenge. We ve been looking at this for some
More informationarxiv:physics/ v1 [physics.ed-ph] 19 Oct 2004
I. SIMPLE 8085 µp COMPATIBLE I/O CARD with Arti Dwivedi Abstract A simple interfacing project with the 8085-microprocessor kits available in under graduate college labs has been discussed. The interface
More informationWorkshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010.
Workshop ESSCIRC Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC 17. September 2010 Christof Dohmen Outline System Overview Analog-Front-End Chopper-Amplifier
More informationPURPOSE: NOTE: Be sure to record ALL results in your laboratory notebook.
EE4902 Lab 9 CMOS OP-AMP PURPOSE: The purpose of this lab is to measure the closed-loop performance of an op-amp designed from individual MOSFETs. This op-amp, shown in Fig. 9-1, combines all of the major
More informationFUNCTIONAL BLOCK DIAGRAM 8-BIT AUX DAC 8-BIT AUX DAC 10-BIT AUX DAC LATCH LATCH LATCH
a FEATURES Single +5 V Supply Receive Channel Differential or Single-Ended Analog Inputs Auxiliary Set of Analog I & Q Inputs Two Sigma-Delta A/D Converters Choice of Two Digital FIR Filters Root-Raised-Cosine
More informationCBC3 status. Tracker Upgrade Week, 10 th March, 2017
CBC3 status Tracker Upgrade Week, 10 th March, 2017 Mark Raymond, Imperial College Mark Prydderch, Michelle Key-Charriere, Lawrence Jones, Stephen Bell, RAL 1 introduction CBC3 is the final prototype front
More informationNoise Susceptibility Studies / Magnetic Field Tests - Status & Plans of the Aachen Group
Noise Susceptibility Studies / Magnetic Field Tests - Status & Plans of the Aachen Group Lutz Feld, Rüdiger Jussen, Waclaw Karpinski, Katja Klein, Jennifer Merz, Jan Sammet 1. Physikalisches Institut B,
More informationChapter 13: Comparators
Chapter 13: Comparators So far, we have used op amps in their normal, linear mode, where they follow the op amp Golden Rules (no input current to either input, no voltage difference between the inputs).
More informationDifferential Amplifier : input. resistance. Differential amplifiers are widely used in engineering instrumentation
Differential Amplifier : input resistance Differential amplifiers are widely used in engineering instrumentation Differential Amplifier : input resistance v 2 v 1 ir 1 ir 1 2iR 1 R in v 2 i v 1 2R 1 Differential
More informationThe CMS Tracker APV µm CMOS Readout Chip
The CMS Tracker APV. µm CMOS Readout Chip M.Raymond a, G.Cervelli b, M.French c, J.Fulcher a, G.Hall a, L.Jones c, L-K.Lim a, G.Marseguerra d, P.Moreira b, Q.Morrissey c, A.Neviani c,d, E.Noah a a Blackett
More informationDS1868B Dual Digital Potentiometer
www. maximintegrated.com FEATURES Two digitally controlled, 256-position potentiometers Serial port provides means for setting and reading both potentiometers Resistors can be connected in series to provide
More informationUNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering And Computer Sciences MULTIFREQUENCY CELL IMPEDENCE MEASUREMENT
UNIVERSITY OF CALIFORNIA College of Engineering Department of Electrical Engineering And Computer Sciences MULTIFREQUENCY CELL IMPEDENCE MEASUREMENT EE247 Term Project Eddie Ng Mounir Bohsali Professor
More information781/ /
781/329-47 781/461-3113 SPECIFICATIONS DC SPECIFICATIONS J Parameter Min Typ Max Units SAMPLING CHARACTERISTICS Acquisition Time 5 V Step to.1% 25 375 ns 5 V Step to.1% 2 35 ns Small Signal Bandwidth 15
More information10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs
10 Mb/s Single Twisted Pair Ethernet Implementation Thoughts Proof of Concept Steffen Graber Pepperl+Fuchs IEEE802.3 10 Mb/s Single Twisted Pair Ethernet Study Group 9/8/2016 1 Overview Signal Coding Analog
More informationOp-Amp Simulation Part II
Op-Amp Simulation Part II EE/CS 5720/6720 This assignment continues the simulation and characterization of a simple operational amplifier. Turn in a copy of this assignment with answers in the appropriate
More informationCMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER
CMOS 12-Bit Serial Input Multiplying DIGITAL-TO-ANALOG CONVERTER FEATURES 12-BICCURACY IN 8-PIN MINI-DIP AND 8-PIN SOIC FAST 3-WIRE SERIAL INTERFACE LOW INL AND DNL: ±1/2 LSB max GAIN ACCURACY TO ±1LSB
More informationMicroprocessor-compatible 8-Bit ADC. Memory FEATURES: Logic Diagram DESCRIPTION:
7820 Microprocessor-compatible 8-Bit ADC FEATURES: 1.36 µs Conversion Time Built-in-Track-and-Hold Function Single +5 Volt Supply No External Clock Required Tri-State Output Buffered Total Ionization Dose:
More informationA Modular Readout System For A Small Liquid Argon TPC Carl Bromberg, Dan Edmunds Michigan State University
A Modular Readout System For A Small Liquid Argon TPC Carl Bromberg, Dan Edmunds Michigan State University Abstract A dual-fet preamplifier and a multi-channel waveform digitizer form the basis of a modular
More informationAnalog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem
Analog CMOS Interface Circuits for UMSI Chip of Environmental Monitoring Microsystem A report Submitted to Canopus Systems Inc. Zuhail Sainudeen and Navid Yazdi Arizona State University July 2001 1. Overview
More informationSignal Conditioning Devices
Lecture 4. Signal Conditioning Devices Signal Conditioning Operations In previous lectures we have studied various sensors and transducers used in a mechatronics system. Transducers sense physical phenomenon
More informationOptical to Electrical Converter
Optical to Electrical Converter By Dietrich Reimer Senior Project ELECTRICAL ENGINEERING DEPARTMENT California Polytechnic State University San Luis Obispo 2010 1 Table of Contents List of Tables and Figures...
More informationNOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN
NOVEMBER 29, 2017 COURSE PROJECT: CMOS TRANSIMPEDANCE AMPLIFIER ECG 720 ADVANCED ANALOG IC DESIGN ERIC MONAHAN 1.Introduction: CMOS Transimpedance Amplifier Avalanche photodiodes (APDs) are highly sensitive,
More informationApr - 12, 05. Most recent REV DATE : page #
Customer : P.O. number : Dewar number : Job Order number : Quote number : Components : GUMP Preamp, configured for 2 channels, includes external Analog, Digital and Power Supply cables Most recent REV
More informationEE 501 Lab 4 Design of two stage op amp with miller compensation
EE 501 Lab 4 Design of two stage op amp with miller compensation Objectives: 1. Design a two stage op amp 2. Investigate how to miller compensate a two-stage operational amplifier. Tasks: 1. Build a two-stage
More informationECEN 4606, UNDERGRADUATE OPTICS LAB
ECEN 4606, UNDERGRADUATE OPTICS LAB Lab 10: Photodetectors Original: Professor McLeod SUMMARY: In this lab, you will characterize the fundamental low-frequency characteristics of photodiodes and the circuits
More informationELC224 Final Review (12/10/2009) Name:
ELC224 Final Review (12/10/2009) Name: Select the correct answer to the problems 1 through 20. 1. A common-emitter amplifier that uses direct coupling is an example of a dc amplifier. 2. The frequency
More informationSynthNV - Signal Generator / Power Detector Combo
SynthNV - Signal Generator / Power Detector Combo The Windfreak SynthNV is a 34.4MHz to 4.4GHz software tunable RF signal generator controlled and powered by a PC running Windows XP, Windows 7, or Android
More informationSimultaneous Co-Test of High Performance DAC-ADC Pairs May 13-28
Simultaneous Co-Test of High Performance DAC-ADC Pairs Adviser & Client Members Luke Goetzke Ben Magstadt Tao Chen Aug, 2012 May, 2013 1 Agenda Project Description Project Design Test and Debug Results
More informationEE 233 Circuit Theory Lab 2: Amplifiers
EE 233 Circuit Theory Lab 2: Amplifiers Table of Contents 1 Introduction... 1 2 Precautions... 1 3 Prelab Exercises... 2 3.1 LM348N Op-amp Parameters... 2 3.2 Voltage Follower Circuit Analysis... 2 3.2.1
More informationA 4 Channel Waveform Sampling ASIC in 130 nm CMOS
A 4 Channel Waveform Sampling ASIC in 130 nm CMOS E. Oberla, H. Grabas, J.F. Genat, H. Frisch Enrico Fermi Institute, University of Chicago K. Nishimura, G. Varner University of Hawai I Large Area Picosecond
More informationLC 2 MOS Signal Conditioning ADC AD7712
LC 2 MOS Signal Conditioning ADC AD7712 FEATURES Charge Balancing ADC 24 Bits No Missing Codes 0.0015% Nonlinearity High Level and Low Level Analog Input Channels Programmable Gain for Both Inputs Gains
More informationHomework Assignment 04
Question 1 (Short Takes) Homework Assignment 04 1. Consider the single-supply op-amp amplifier shown. What is the purpose of R 3? (1 point) Answer: This compensates for the op-amp s input bias current.
More informationDS1267B Dual Digital Potentiometer
Dual Digital Potentiometer FEATURES Two digitally controlled, 256-position potentiometers Serial port provides means for setting and reading both potentiometers Resistors can be connected in series to
More informationTraceability for Oscilloscopes and Oscilloscope Calibrators
Traceability for Oscilloscopes and Oscilloscope Calibrators in relation to RF Voltage measurements Paul C. A. Roberts Fluke Precision Measurement PCAR Traceability for Scope Cal Mar 2006 1 Introduction
More informationCHAPTER. delta-sigma modulators 1.0
CHAPTER 1 CHAPTER Conventional delta-sigma modulators 1.0 This Chapter presents the traditional first- and second-order DSM. The main sources for non-ideal operation are described together with some commonly
More informationProbing Techniques for Signal Performance Measurements in High Data Rate Testing
Probing Techniques for Signal Performance Measurements in High Data Rate Testing K. Helmreich, A. Lechner Advantest Test Engineering Solutions GmbH Contents: 1 Introduction: High Data Rate Testing 2 Signal
More informationCLC Bit, 52 MSPS A/D Converter
14-Bit, 52 MSPS A/D Converter General Description The is a monolithic 14-bit, 52 MSPS analog-to-digital converter. The ultra-wide dynamic range and high sample rate of the device make it an excellent choice
More informationA radiation tolerant, low-power cryogenic capable CCD readout system:
A radiation tolerant, low-power cryogenic capable CCD readout system: Enabling focal-plane mounted CCD read-out for ground or space applications with a pair of ASICs. Overview What do we want to read out
More informationADC, FFT and Noise. p. 1. ADC, FFT, and Noise
ADC, FFT and Noise. p. 1 ADC, FFT, and Noise Analog to digital conversion and the FFT A LabView program, Acquire&FFT_Nscans.vi, is available on your pc which (1) captures a waveform and digitizes it using
More informationLecture 9, ANIK. Data converters 1
Lecture 9, ANIK Data converters 1 What did we do last time? Noise and distortion Understanding the simplest circuit noise Understanding some of the sources of distortion 502 of 530 What will we do today?
More informationOBSOLETE. Monolithic 12-Bit 2 MHz A/D Converter AD671 REV. B FUNCTIONAL BLOCK DIAGRAM
a FEATURES 12-Bit Resolution 2-Pin Skinny DIP Package Conversion Time: 500 ns max J/K/S-500 Conversion Time: 750 ns max J/K/S-750 Low Power: 75 mw Unipolar (0 V to +5 V, 0 V to +10 V) and Bipolar Input
More informationAnalogue to Digital Conversion
Analogue to Digital Conversion Turns electrical input (voltage/current) into numeric value Parameters and requirements Resolution the granularity of the digital values Integral NonLinearity proportionality
More informationEngineering Department More Analog Secrets Your Subject Mother Never Told You
Engineering Department More Analog Secrets Your Subject Mother Never Told You Name Address THAT Corporation 127 th AES Convention New York, Oct 2009 2 Agenda Focus on Mic Preamps THAT1570 new analog mic
More informationEE 501 Lab 11 Common mode feedback (CMFB) circuit
EE 501 Lab 11 Common mode feedback (CMFB) circuit Objectives: Report due: November 17, 2016 1. Understand why CMFB circuits are needed and how they work to ensure robust operation. 2. Understand the advantages
More informationStand Alone RF Power Capabilities Of The DEIC420 MOSFET Driver IC at 3.6, 7, 10, and 14 MHZ.
Abstract Stand Alone RF Power Capabilities Of The DEIC4 MOSFET Driver IC at 3.6, 7,, and 4 MHZ. Matthew W. Vania, Directed Energy, Inc. The DEIC4 MOSFET driver IC is evaluated as a stand alone RF source
More informationA 4-Channel Fast Waveform Sampling ASIC in 130 nm CMOS
A 4-Channel Fast Waveform Sampling ASIC in 130 nm CMOS E. Oberla, H. Grabas, M. Bogdan, J.F. Genat, H. Frisch Enrico Fermi Institute, University of Chicago K. Nishimura, G. Varner University of Hawai I
More information1. An engineer measures the (step response) rise time of an amplifier as. Estimate the 3-dB bandwidth of the amplifier. (2 points)
Exam 1 Name: Score /60 Question 1 Short Takes 1 point each unless noted otherwise. 1. An engineer measures the (step response) rise time of an amplifier as. Estimate the 3-dB bandwidth of the amplifier.
More information16-Channel CMOS Analog Multiplexer. Memory
306 16-Channel CMOS Analog Multiplexer FEATURES: RAD-PAK technology radiation-hardened against natural space radiation Total dose hardness: - > 50 Krad (Si), depending upon space mission Excellent Single
More informationLow-Power, Low-Glitch, Octal 12-Bit Voltage- Output DACs with Serial Interface
9-232; Rev 0; 8/0 Low-Power, Low-Glitch, Octal 2-Bit Voltage- Output s with Serial Interface General Description The are 2-bit, eight channel, lowpower, voltage-output, digital-to-analog converters (s)
More informationLM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13600 series consists of two current controlled transconductance amplifiers each with
More informationCBC3 first results. systems meeting, 16 th December, 2016.
CBC3 first results systems meeting, 16 th December, 2016. 1 VME test setup prog. pattern fast control DAQ I2C CBC3 crate CBC2 crate LVDS 2 scope picture of L1 triggered data 2 start bits 2 error bits 10
More informationTrajectory Measurements in the DAΦNE Transfer Line using log Amplifier
K K DAΦNE TECHNICAL NOTE INFN - LNF, Accelerator Division Frascati, April 6, 2004 Note: CD-14 Trajectory Measurements in the DAΦNE Transfer Line using log Amplifier A. Stella, O. Coiro Abstract The diagnostic
More informationUltra-Low-Power, 12-Bit, Voltage-Output DACs MAX5530/MAX5531
19-363; Rev ; 1/4 General Description The are single, 12-bit, ultra-lowpower, voltage-output, digital-to-analog converters (s) offering Rail-to-Rail buffered voltage outputs. The s operate from a 1.8V
More informationData Acquisition Boards and USB-DAQ
Data Acquisition Boards and USB-DAQ CHRISTIAN ANTFOLK Announcement Choose a project Project description deadline 26.11.2017 (you can start working on the project before that) Lab 2 will be Wednesday den
More informationADC-318, ADC-318A 8-Bit, 120MHz and 140MHz Full-Flash A/D Converter
FEATURES Low power dissipation (90mW max.) TTL compatible output Diff./Integral nonlinearity (±½LSB max.) 1:2 Demultiplexed straight output programmable 2:1 Frequency divided TTL clock output with reset
More informationENGR4300 Test 3A Fall 2002
1. 555 Timer (20 points) Figure 1: 555 Timer Circuit For the 555 timer circuit in Figure 1, find the following values for R1 = 1K, R2 = 2K, C1 = 0.1uF. Show all work. a) (4 points) T1: b) (4 points) T2:
More informationThe behavior of the FastADC in time domain
August 29, 2000 The behavior of the FastADC in time domain F. Tonisch 1. General remarks The 8-channel FastADC was developed for use with the readout electronic of the Waveguide Beam Position Monitors
More informationSignal Processing and Display of LFMCW Radar on a Chip
Signal Processing and Display of LFMCW Radar on a Chip Abstract The tremendous progress in embedded systems helped in the design and implementation of complex compact equipment. This progress may help
More informationA rad-hard 8-channel 12-bit resolution ADC for slow control applications in the LHC environment
A rad-hard 8-channel 12-bit resolution ADC for slow control applications in the LHC environment G. Magazzù 1,A.Marchioro 2,P.Moreira 2 1 INFN-PISA, Via Livornese 1291 56018 S.Piero a Grado (Pisa), Italy
More informationQuad Audio Switch REV. B BLOCK DIAGRAM OF ONE SWITCH CHANNEL
a FEATURES CIickless Bilateral Audio Switching Four SPST Switches in a -Pin Package Ultralow THD+N:.8% @ khz ( V rms, R L = k ) Low Charge Injection: 3 pc typ High OFF Isolation: db typ (R L = k @ khz)
More informationAN-742 APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA Tel: 781/ Fax: 781/
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106 Tel: 781/329-4700 Fax: 781/461-3113 www.analog.com Frequency Domain Response of Switched-Capacitor ADCs by Rob Reeder INTRODUCTION
More informationA Built-In Self-Test Approach for Analog Circuits in Mixed-Signal Systems. Chuck Stroud Dept. of Electrical & Computer Engineering Auburn University
A Built-In Self-Test Approach for Analog Circuits in Mixed-Signal Systems Chuck Stroud Dept. of Electrical & Computer Engineering Auburn University Outline of Presentation Need for Test & Overview of BIST
More information+2.7V to +5.5V, Low-Power, Triple, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs
19-1560; Rev 1; 7/05 +2.7V to +5.5V, Low-Power, Triple, Parallel General Description The parallel-input, voltage-output, triple 8-bit digital-to-analog converter (DAC) operates from a single +2.7V to +5.5V
More informationLC 2 MOS Signal Conditioning ADC with RTD Current Source AD7711A *
a FEATURES Charge Balancing ADC 24 Bits No Missing Codes 0.0015% Nonlinearity 2-Channel Programmable Gain Front End Gains from 1 to 128 Differential Inputs Low-Pass Filter with Programmable Filter Cutoffs
More informationLab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS
ANALOG & TELECOMMUNICATION ELECTRONICS LABORATORY EXERCISE 6 Lab 7: DELTA AND SIGMA-DELTA A/D CONVERTERS Goal The goals of this experiment are: - Verify the operation of a differential ADC; - Find the
More informationInput Stage Concerns. APPLICATION NOTE 656 Design Trade-Offs for Single-Supply Op Amps
Maxim/Dallas > App Notes > AMPLIFIER AND COMPARATOR CIRCUITS Keywords: single-supply, op amps, amplifiers, design, trade-offs, operational amplifiers Apr 03, 2000 APPLICATION NOTE 656 Design Trade-Offs
More informationPreliminary simulation study of the front-end electronics for the central detector PMTs
Angra Neutrino Project AngraNote 1-27 (Draft) Preliminary simulation study of the front-end electronics for the central detector PMTs A. F. Barbosa Centro Brasileiro de Pesquisas Fsicas - CBPF, e-mail:
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationADC Bit µp Compatible A/D Converter
ADC1001 10-Bit µp Compatible A/D Converter General Description The ADC1001 is a CMOS, 10-bit successive approximation A/D converter. The 20-pin ADC1001 is pin compatible with the ADC0801 8-bit A/D family.
More informationChapter 3 Electronic Circuit for MWCNT Ethylene Sensor
Chapter Electronic Circuit for MWCNT Ethylene Sensor This chapter deals with design and prototype development of electronic circuits required for MWCNT ethylene sensor application. The customized potentiostat
More informationAN-742 APPLICATION NOTE
APPLICATION NOTE One Technology Way P.O. Box 9106 Norwood, MA 02062-9106, U.S.A. Tel: 781.329.4700 Fax: 781.461.3113 www.analog.com Frequency Domain Response of Switched-Capacitor ADCs by Rob Reeder INTRODUCTION
More informationAries Kapton CSP socket Cycling test
Aries Kapton CSP socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 10/21/04 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 5 Setup...
More informationComparison between Analog and Digital Current To PWM Converter for Optical Readout Systems
Comparison between Analog and Digital Current To PWM Converter for Optical Readout Systems 1 Eun-Jung Yoon, 2 Kangyeob Park, 3* Won-Seok Oh 1, 2, 3 SoC Platform Research Center, Korea Electronics Technology
More informationComplete 12-Bit 1.25 MSPS Monolithic A/D Converter AD1671
a FEATURES Conversion Time: 800 ns 1.25 MHz Throughput Rate Complete: On-Chip Sample-and-Hold Amplifier and Voltage Reference Low Power Dissipation: 570 mw No Missing Codes Guaranteed Signal-to-Noise Plus
More informationSPEAR BTS Toroid Calibration
SPEAR BTS Toroid Calibration J. Sebek April 3, 2012 Abstract The Booster to SPEAR (BTS) transport line contains several toroids used for measuring the charge that is injected into SPEAR. One of these toroids
More information+2.7V to +5.5V, Low-Power, Dual, Parallel 8-Bit DAC with Rail-to-Rail Voltage Outputs
9-565; Rev ; /99 +.7 to +5.5, Low-Power, Dual, Parallel General Description The MAX5 parallel-input, voltage-output, dual 8-bit digital-to-analog converter (DAC) operates from a single +.7 to +5.5 supply
More informationReference Circuit Design for a SAR ADC in SoC
Freescale Semiconductor Document Number: AN5032 Application Note Rev 0, 03/2015 Reference Circuit Design for a SAR ADC in SoC by: Siva M and Abhijan Chakravarty 1 Introduction A typical Analog-to-Digital
More informationLC 2 MOS Loop-Powered Signal Conditioning ADC AD7713
LC 2 MOS Loop-Powered Signal Conditioning ADC AD7713 FEATURES Charge Balancing ADC 24 Bits No Missing Codes 0.0015% Nonlinearity 3-Channel Programmable Gain Front End Gains from 1 to 128 2 Differential
More informationAries CSP microstrip socket Cycling test
Aries CSP microstrip socket Cycling test RF Measurement Results prepared by Gert Hohenwarter 2/18/05 1 Table of Contents TABLE OF CONTENTS... 2 OBJECTIVE... 3 METHODOLOGY... 3 Test procedures... 6 Setup...
More informationTiny 12-Bit ADC Delivers 2.2Msps Through 3-Wire Serial Interface by Joe Sousa Introduction
DESIGN FETURES Tiny -Bit DC Delivers.Msps Through -Wire Serial Interface by Joe Sousa Introduction LTC Serial interfaces occupy little routing space, but usually limit the speed of an DC. The LTC has a
More informationAn Analog Phase-Locked Loop
1 An Analog Phase-Locked Loop Greg Flewelling ABSTRACT This report discusses the design, simulation, and layout of an Analog Phase-Locked Loop (APLL). The circuit consists of five major parts: A differential
More informationAPPLICATION NOTE 3942 Optimize the Buffer Amplifier/ADC Connection
Maxim > Design Support > Technical Documents > Application Notes > Communications Circuits > APP 3942 Maxim > Design Support > Technical Documents > Application Notes > High-Speed Interconnect > APP 3942
More information8-Channel, 625 ksps, 12-Bit Parallel ADCs with a Sequencer AD7938-6
Data Sheet 8-Channel, 625 ksps, 12-Bit Parallel ADCs with a Sequencer FEATURES Throughput rate: 625 ksps Specified for VDD of 2.7 V to 5.25 V Power consumption 3.6 mw maximum at 625 ksps with 3 V supplies
More informationFilters And Waveform Shaping
Physics 3330 Experiment #3 Fall 2001 Purpose Filters And Waveform Shaping The aim of this experiment is to study the frequency filtering properties of passive (R, C, and L) circuits for sine waves, and
More informationA PIPELINE VOLTAGE-TO-TIME CONVERTER FOR HIGH RESOLUTION SIGNAL EXTRACTION OFF-CHIP
A PIPELINE VOLTAGE-TO-TIME CONVERTER FOR HIGH REOLUTION IGNAL EXTRACTION OFF-CHIP John Hogan *, Ronan Farrell Department of Electronic Engineering National University of Ireland, Maynooth * jhogan@eeng.may.ie,
More informationPRODUCT OVERVIEW +12VA 5VA +5VA +5VD INPUT AMPLIFIER 7, 35, 37 DIGITAL GROUND DATA VALID
FEATURES 1-bit resolution MPPS throughput rate (1-bits) Functionally complete Very low noise Excellent Signal-to-Noise ratio Edge triggered Small, 0-pin, TDIP package Low power, 00mW typical Low cost Programmable
More informationECE3204 D2015 Lab 1. See suggested breadboard configuration on following page!
ECE3204 D2015 Lab 1 The Operational Amplifier: Inverting and Non-inverting Gain Configurations Gain-Bandwidth Product Relationship Frequency Response Limitation Transfer Function Measurement DC Errors
More informationLM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13700 series consists of two current controlled transconductance amplifiers, each with
More informationPA R T NC1 A0 V+ EN CONTROL LOGIC A0 NC1 EN 1 MAX4674 COM2 QFN. Maxim Integrated Products 1
9-78; Rev 3; 2/6 3V/5V, 4Ω, Wideband Quad 2: Analog Multiplexer General Description The is a low-voltage CMOS analog switch containing four 2: multiplexers/demultiplexer. When powered from a single +5V
More information10-Bit, Low-Power, Rail-to-Rail Voltage-Output Serial DAC in SOT23
19-195; Rev 1; 1/4 1-Bit, Low-Power, Rail-to-Rail General Description The is a small footprint, low-power, 1-bit digital-to-analog converter (DAC) that operates from a single +.7V to +5.5V supply. The
More informationPerformance evaluation methodology
August, Performance evaluation methodology F. Jensen CERN, Geneva, Switzerland Abstract A methodology for analysing the analogue performance of the optical link for the CMS tracker is described. The method
More information8-Bit, high-speed, µp-compatible A/D converter with track/hold function ADC0820
8-Bit, high-speed, µp-compatible A/D converter with DESCRIPTION By using a half-flash conversion technique, the 8-bit CMOS A/D offers a 1.5µs conversion time while dissipating a maximum 75mW of power.
More informationECE 2201 PRELAB 6 BJT COMMON EMITTER (CE) AMPLIFIER
ECE 2201 PRELAB 6 BJT COMMON EMITTER (CE) AMPLIFIER Hand Analysis P1. Determine the DC bias for the BJT Common Emitter Amplifier circuit of Figure 61 (in this lab) including the voltages V B, V C and V
More informationTABLE 1: PART NUMBER SPECIFICATIONS
22-BIT PROGRAMMABLE PULSE GENERATOR (SERIES SERIAL INTERFACE) FEATU data 3 delay devices, inc. PACKAGE / PIN All-silicon, low-power CMOS technology 3.3V operation Vapor phase, IR and wave solderable Programmable
More informationAnalog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
More informationIMPLEMENTING THE 10-BIT, 50MS/SEC PIPELINED ADC
98 CHAPTER 5 IMPLEMENTING THE 0-BIT, 50MS/SEC PIPELINED ADC 99 5.0 INTRODUCTION This chapter is devoted to describe the implementation of a 0-bit, 50MS/sec pipelined ADC with different stage resolutions
More informationKJM Version 1.0. Topspin 3.5 Windows 7 Topspin 1.3 Windows XP
KJM 9250 1 H NMR spectra on the AVI-600 and AVII-600 Version 1.0 Topspin 3.5 Windows 7 Topspin 1.3 Windows XP Professor Emeritus Alistair Lawrence Wilkins, University of Waikato, New Zealand. January 2018
More informationDATASHEET HI5805. Features. Applications. Ordering Information. Pinout. 12-Bit, 5MSPS A/D Converter. FN3984 Rev 7.00 Page 1 of 12.
12-Bit, 5MSPS A/D Converter NOT RECOMMENDED FOR NEW DESIGNS NO RECOMMENDED REPLACEMENT contact our Technical Support Center at 1-888-INTERSIL or www.intersil.com/tsc DATASHEET FN3984 Rev 7.00 The HI5805
More informationModel 25A Manual. Introduction:
Model 25A Manual Introduction: The Model 25A drive electronics is a high voltage push-pull linear power amplifier capable of output voltage swings in the order of 145v P-P, push-pull. The Model 25A provides
More informationLM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13700 series consists of two current controlled transconductance amplifiers, each with
More information