Multi-core Platforms for
|
|
- Arlene Della Young
- 6 years ago
- Views:
Transcription
1 20 JUNE 2011 Multi-core Platforms for Immersive-Audio Applications Course: Advanced Computer Architectures Teacher: Prof. Cristina Silvano Student: Silvio La Blasca
2 Introduction on Immersive-Audio Immersive Audio Systems: Sound Rendering: Wave Field Synthesis Standard Implementation is GPP based: Sound Acquisition: Beamforming Computational intensive algorithms PRO: easily programmable short development time CONs: processing bottlenecks and excessive power consumption Alternative implementations: Basedon Graphic Processing Units (GPUs) and Field ProgrammableGate Array (FPGAs) Exploit multi core parallelism to achieve speed up and power saving CASE STUDY: Multi core Platforms for Beamforming and Wave Field Synthesis Theodoropoulos, Kuzmanov & Gaydadjiev (2011) Course: Advanced Computer Architectures Teacher: Prof. Cristina Silvano Student: Silvio La Blasca
3 Introduction on Immersive-Audio Beamforming (BF): spatial filtering technique that allows estimation of the direction of arrival of an audio signal in order to perform source separation Example of Filter and sum approach: each microphone channel signal fed to a FIR that acts as a delay line FIR coefficients are set according to source position (beamsteering) Wave Field Synthesis: (WFS) spatial audio reproduction technique that uses loudspeaker arrays to generate a soundwave field over a wide area (no seet spot) Example of WFS array: for each sample the distance between the source and each loudspeaker must be calculated l distance affect the signal amplitude and delay
4 Introduction on Immersive-Audio Implementations in literature: Ultrasound imaging with 288 channels using 14 FPGA and a GPU connected to a PC BF Delay and sum beamformer implementation on a Nvidia GeForce 8800 Teleconferencing system based on Texas Instrument DSP (TMS320C6201) WFS SonicEmotion WFS system based on Intel Core2 Duo for 24 speakers Higher number of speakers is supported by PC based implementation developed by Iosono and Delft University GPU based implementation using Nvidia GeForce GTX285 and Tesla C1060 Considerations: Most of the implementations rely on standard GPP Little or none performance evaluation is done with respect to processor features GOAL: implement BF and WFS on GPUs and FPGAs, with a rough high level design space exploration and evaluate performances
5 Proposed Implementation GPU Implementation of Beamforming: Program flow: 1. STORE input data into GPU main memory 2. STORE FIRcoefficients into GPU main memory 3. Perform DECIMATION for each channel 4. For each source perform: SOURCE EXTRACTION for each channel + MEM ACCUMULATION of all channels + MEM INTERPOLATION of source signal + MEM 5. STORE extracted source Main features: 2 kernel: a flexible one for all FIR computations and one for accumulation #blocks match the #samples, #threads match filter size Need of up to 2 MB space foro store FIR coefficients
6 Proposed Implementation GPU Implementation of WFS: Program flow: 1. STORE input data into GPU main memory 2. For each source perform: FIR Filtering + MEM CALCULATE all speakers signals and ACCUMULATE with previous 3. STORE all speakers signals into GPU main memory Main features: Use the previous FIR kernel for Filtering Each block of WFS kernel process a chunk of samples
7 Proposed Implementation FPGA Implementation: Beamforming module: APU accelerate communication with host processor FCM BF controller initiates the processing phases All samples stored in the local buffer and all channels are processed concurrently FIR filter include coefficients banks Wave Field Synthesis module: Samples are filtered and stored in the WFS Engine buffer to be processed in parallel The loudspeakers signal computing is distributed to the Rendering Unit according to the available resources The Preprocessorcalculates the sourcedistance A complete prototype of Immersive Audio reconfigurable processor uses an FPGA for BF and WFS acceleration and 2 PowerPC as host
8 Performance analysis Hardware characteristics: FPGAs: Performance evaluation with Xilinx tools Number of BF channels and WFS RU has been considered for each FPGA GPUs: Performance evaluation with FF XIV benchmark The GTX460 is the only one with two levels of on chip cache GPP: AscomparisonA i reference GPP an Intel lcore2 3.0 GHz has been used
9 Performance analysis Performance results VS Core2 Duo: All execution times include memory access delays Real time threshold is at ms Beamforming 8 channels 16 channels 32 speakers WFS 96 speakers
10 Performance analysis Performance results: GTX275 VS FPGA In order to compare the processing speed, memory access delay is subtracted from execution time: in the GPU it accounts for more than 50% of the overall execution time Optimized GTX275 performances are evaluated considering the different integration technology: processing time reduction is estimated referring to ITRS About power performances: DSPs and FPGAs require much lower power than GPP and FPGAs are more performing than GPUs The amount of power is highly affected by the number of microphones and loudspeakers
11 Conclusions General considerations: BF applications benefits from multi core platforms since signals can be processed cuncurrently and GPUs and FPGA can achieve about an order of magnitude of speed up WFS is even more advantaged and proposed implementation can run up to two order of magnitude faster than GPP solution With respect to standard PC, GPUs can reduce power consumption by 2.5 times and FPGAs even more Further considerations: Multi core platforms are at the moment the best approach to increase performances of Immersive Audio systems Though parallelization is particularly effective for Immersive Audio processing, as any computational intensive application it would benefit from processing speed up and memory delay reduction Despite a variety of experiments on both acquisition and rendering techniques implementation on different platforms, acomplete system has not been proposed p
12 References Theodoropoulos, D.; Kuzmanov, G.; Gaydadjiev, dji G; Multi Core Platforms for Beamforming and Wave Field Synthesis IEEE Transactions on Multimedia, Vol. 13, No.2, April 2011 D. Theodoropoulos, C. B. Ciobanu, and G. Kuzmanov, Wave field synthesis for 3D audio: Architectural prospectives, in Proc. ACM Int. Conf. Computing Frontiers, May 2009, pp Thanksforyourattention
Computational Efficiency of the GF and the RMF Transforms for Quaternary Logic Functions on CPUs and GPUs
5 th International Conference on Logic and Application LAP 2016 Dubrovnik, Croatia, September 19-23, 2016 Computational Efficiency of the GF and the RMF Transforms for Quaternary Logic Functions on CPUs
More informationReconfigurable Accelerator for WFS-Based 3D-Audio
Reconfigurable Accelerator for WFS-Based 3D-Audio Dimitris Theodoropoulos Georgi Kuzmanov Georgi Gaydadjiev D.Theodoropoulos@tudelft.nl G.K.Kuzmanov@tudelft.nl g.n.gaydadjiev@tudelft.nl Computer Engineering
More informationGPU-accelerated SDR Implementation of Multi-User Detector for Satellite Return Links
DLR.de Chart 1 GPU-accelerated SDR Implementation of Multi-User Detector for Satellite Return Links Chen Tang chen.tang@dlr.de Institute of Communication and Navigation German Aerospace Center DLR.de Chart
More informationReal-Time Software Receiver Using Massively Parallel
Real-Time Software Receiver Using Massively Parallel Processors for GPS Adaptive Antenna Array Processing Jiwon Seo, David De Lorenzo, Sherman Lo, Per Enge, Stanford University Yu-Hsuan Chen, National
More informationSDR Applications using VLSI Design of Reconfigurable Devices
2018 IJSRST Volume 4 Issue 2 Print ISSN: 2395-6011 Online ISSN: 2395-602X Themed Section: Science and Technology SDR Applications using VLSI Design of Reconfigurable Devices P. A. Lovina 1, K. Aruna Manjusha
More informationVLSI DESIGN OF RECONFIGURABLE FILTER FOR HIGH SPEED APPLICATION
VLSI DESIGN OF RECONFIGURABLE FILTER FOR HIGH SPEED APPLICATION K. GOUTHAM RAJ 1 K. BINDU MADHAVI 2 goutham.thyaga@gmail.com 1 Bindumadhavi.t@gmail.com 2 1 PG Scholar, Dept of ECE, Hyderabad Institute
More informationGlobally Asynchronous Locally Synchronous (GALS) Microprogrammed Parallel FIR Filter
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 5, Ver. II (Sep. - Oct. 2016), PP 15-21 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Globally Asynchronous Locally
More informationImplementation of FPGA based Design for Digital Signal Processing
e-issn 2455 1392 Volume 2 Issue 8, August 2016 pp. 150 156 Scientific Journal Impact Factor : 3.468 http://www.ijcter.com Implementation of FPGA based Design for Digital Signal Processing Neeraj Soni 1,
More informationAn FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters
An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters Ali Arshad, Fakhar Ahsan, Zulfiqar Ali, Umair Razzaq, and Sohaib Sajid Abstract Design and implementation of an
More informationImage processing. Case Study. 2-diemensional Image Convolution. From a hardware perspective. Often massively yparallel.
Case Study Image Processing Image processing From a hardware perspective Often massively yparallel Can be used to increase throughput Memory intensive Storage size Memory bandwidth -diemensional Image
More informationArea Efficient and Low Power Reconfiurable Fir Filter
50 Area Efficient and Low Power Reconfiurable Fir Filter A. UMASANKAR N.VASUDEVAN N.Kirubanandasarathy Research scholar St.peter s university, ECE, Chennai- 600054, INDIA Dean (Engineering and Technology),
More informationEMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS
EMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS Diaa ElRahman Mahmoud, Abou-Bakr M. Youssef and Yasser M. Kadah Biomedical Engineering Department, Cairo University, Giza,
More informationAn area optimized FIR Digital filter using DA Algorithm based on FPGA
An area optimized FIR Digital filter using DA Algorithm based on FPGA B.Chaitanya Student, M.Tech (VLSI DESIGN), Department of Electronics and communication/vlsi Vidya Jyothi Institute of Technology, JNTU
More informationData Word Length Reduction for Low-Power DSP Software
EE382C: LITERATURE SURVEY, APRIL 2, 2004 1 Data Word Length Reduction for Low-Power DSP Software Kyungtae Han Abstract The increasing demand for portable computing accelerates the study of minimizing power
More informationDTP4700 Next Generation Software Defined Radio Platform
DTP4700 Next Generation Software Defined Radio Platform Spectra DTP4700 is a wideband, high-performance baseband and RF Software Defined Radio (SDR) development and test platform. Spectra DTP4700 supports
More informationGPU-based data analysis for Synthetic Aperture Microwave Imaging
GPU-based data analysis for Synthetic Aperture Microwave Imaging 1 st IAEA Technical Meeting on Fusion Data Processing, Validation and Analysis 1 st -3 rd June 2015 J.C. Chorley 1, K.J. Brunner 1, N.A.
More informationREAL TIME DIGITAL SIGNAL PROCESSING. Introduction
REAL TIME DIGITAL SIGNAL Introduction Why Digital? A brief comparison with analog. PROCESSING Seminario de Electrónica: Sistemas Embebidos Advantages The BIG picture Flexibility. Easily modifiable and
More informationREVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND.
December 3-6, 2018 Santa Clara Convention Center CA, USA REVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND. https://tmt.knect365.com/risc-v-summit @risc_v ACCELERATING INFERENCING ON THE EDGE WITH RISC-V
More informationA Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones
A Low-Power Broad-Bandwidth Noise Cancellation VLSI Circuit Design for In-Ear Headphones Abstract: Conventional active noise cancelling (ANC) headphones often perform well in reducing the lowfrequency
More informationVocal Command Recognition Using Parallel Processing of Multiple Confidence-Weighted Algorithms in an FPGA
Vocal Command Recognition Using Parallel Processing of Multiple Confidence-Weighted Algorithms in an FPGA ECE-492/3 Senior Design Project Spring 2015 Electrical and Computer Engineering Department Volgenau
More informationDesign of Multiplier Less 32 Tap FIR Filter using VHDL
International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of Multiplier Less 32 Tap FIR Filter using VHDL Abul Fazal Reyas Sarwar 1, Saifur Rahman 2 1 (ECE, Integral University, India)
More informationI. Introduction. Reddy, Telangana. Ranga Reddy, Telangana. 3 Professor, HOD, Dept of ECE, Sphoorthy Engineering College, Nadergul, Saroor Nagar, Ranga
An Optimized Design of Area Delay Power Efficient Architecture for Reconfigurable FIR Filter K.Sowjanya 1 K.Santhosh Kumar 2 Dr.K.Siva Kumara Swamy 3 sowjanyakoriginja@gmail.com 1 skanaparthy@gmail.com
More informationCUDA-Accelerated Satellite Communication Demodulation
CUDA-Accelerated Satellite Communication Demodulation Renliang Zhao, Ying Liu, Liheng Jian, Zhongya Wang School of Computer and Control University of Chinese Academy of Sciences Outline Motivation Related
More informationConvolution Engine: Balancing Efficiency and Flexibility in Specialized Computing
Convolution Engine: Balancing Efficiency and Flexibility in Specialized Computing Paper by: Wajahat Qadeer Rehan Hameed Ofer Shacham Preethi Venkatesan Christos Kozyrakis Mark Horowitz Presentation by:
More informationDesign of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm
Design of a High Speed FIR Filter on FPGA by Using DA-OBC Algorithm Vijay Kumar Ch 1, Leelakrishna Muthyala 1, Chitra E 2 1 Research Scholar, VLSI, SRM University, Tamilnadu, India 2 Assistant Professor,
More informationDesign of Digital FIR Filter using Modified MAC Unit
Design of Digital FIR Filter using Modified MAC Unit M.Sathya 1, S. Jacily Jemila 2, S.Chitra 3 1, 2, 3 Assistant Professor, Department Of ECE, Prince Dr K Vasudevan College Of Engineering And Technology
More informationPARALLEL ALGORITHMS FOR HISTOGRAM-BASED IMAGE REGISTRATION. Benjamin Guthier, Stephan Kopf, Matthias Wichtlhuber, Wolfgang Effelsberg
This is a preliminary version of an article published by Benjamin Guthier, Stephan Kopf, Matthias Wichtlhuber, and Wolfgang Effelsberg. Parallel algorithms for histogram-based image registration. Proc.
More informationUsing SDR for Cost-Effective DTV Applications
Int'l Conf. Wireless Networks ICWN'16 109 Using SDR for Cost-Effective DTV Applications J. Kwak, Y. Park, and H. Kim Dept. of Computer Science and Engineering, Korea University, Seoul, Korea {jwuser01,
More informationParallel Programming Design of BPSK Signal Demodulation Based on CUDA
Int. J. Communications, Network and System Sciences, 216, 9, 126-134 Published Online May 216 in SciRes. http://www.scirp.org/journal/ijcns http://dx.doi.org/1.4236/ijcns.216.9511 Parallel Programming
More informationImproving Meetings with Microphone Array Algorithms. Ivan Tashev Microsoft Research
Improving Meetings with Microphone Array Algorithms Ivan Tashev Microsoft Research Why microphone arrays? They ensure better sound quality: less noises and reverberation Provide speaker position using
More informationPower consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA
Power consumption reduction in a SDR based wireless communication system using partial reconfigurable FPGA 1 Neenu Joseph, 2 Dr. P Nirmal Kumar 1 Research Scholar, Department of ECE Anna University, Chennai,
More informationReduced Complexity Wallace Tree Mulplier and Enhanced Carry Look-Ahead Adder for Digital FIR Filter
Reduced Complexity Wallace Tree Mulplier and Enhanced Carry Look-Ahead Adder for Digital FIR Filter Dr.N.C.sendhilkumar, Assistant Professor Department of Electronics and Communication Engineering Sri
More informationVLSI Implementation of Digital Down Converter (DDC)
Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya
More informationSOPA version 2. Revised July SOPA project. September 21, Introduction 2. 2 Basic concept 3. 3 Capturing spatial audio 4
SOPA version 2 Revised July 7 2014 SOPA project September 21, 2014 Contents 1 Introduction 2 2 Basic concept 3 3 Capturing spatial audio 4 4 Sphere around your head 5 5 Reproduction 7 5.1 Binaural reproduction......................
More informationSelf-Aware Adaptation in FPGAbased
DIPARTIMENTO DI ELETTRONICA E INFORMAZIONE Self-Aware Adaptation in FPGAbased Systems IEEE FPL 2010 Filippo Siorni: filippo.sironi@dresd.org Marco Triverio: marco.triverio@dresd.org Martina Maggio: mmaggio@mit.edu
More informationAbstract of PhD Thesis
FACULTY OF ELECTRONICS, TELECOMMUNICATION AND INFORMATION TECHNOLOGY Irina DORNEAN, Eng. Abstract of PhD Thesis Contribution to the Design and Implementation of Adaptive Algorithms Using Multirate Signal
More informationOswal S.M 1, Prof. Miss Yogita Hon 2
International Journal of Modern Trends in Engineering and Research www.ijmter.com e-issn No.:2349-9745, Date: 28-30 April, 2016 IMPLEMENTATION OF MULTIPLICATION ALGORITHM USING VEDIC MULTIPLICATION: A
More informationA NOVEL WALLACE TREE MULTIPLIER FOR USING FAST ADDERS
G RAMESH et al, Volume 2, Issue 7, PP:, SEPTEMBER 2014. A NOVEL WALLACE TREE MULTIPLIER FOR USING FAST ADDERS G.Ramesh 1*, K.Naga Lakshmi 2* 1. II. M.Tech (VLSI), Dept of ECE, AM Reddy Memorial College
More informationArea Power and Delay Efficient Carry Select Adder (CSLA) Using Bit Excess Technique
Area Power and Delay Efficient Carry Select Adder (CSLA) Using Bit Excess Technique G. Sai Krishna Master of Technology VLSI Design, Abstract: In electronics, an adder or summer is digital circuits that
More informationImproving GPU Performance via Large Warps and Two-Level Warp Scheduling
Improving GPU Performance via Large Warps and Two-Level Warp Scheduling Veynu Narasiman The University of Texas at Austin Michael Shebanow NVIDIA Chang Joo Lee Intel Rustam Miftakhutdinov The University
More informationChapter 6: DSP And Its Impact On Technology. Book: Processor Design Systems On Chip. By Jari Nurmi
Chapter 6: DSP And Its Impact On Technology Book: Processor Design Systems On Chip Computing For ASICs And FPGAs By Jari Nurmi Slides Prepared by: Omer Anjum Introduction The early beginning g of DSP DSP
More informationFPGA-BASED PULSED-RF PHASE AND AMPLITUDE DETECTOR AT SLRI
doi:10.18429/jacow-icalepcs2017- FPGA-BASED PULSED-RF PHASE AND AMPLITUDE DETECTOR AT SLRI R. Rujanakraikarn, Synchrotron Light Research Institute, Nakhon Ratchasima, Thailand Abstract In this paper, the
More informationAn Area Efficient Decomposed Approximate Multiplier for DCT Applications
An Area Efficient Decomposed Approximate Multiplier for DCT Applications K.Mohammed Rafi 1, M.P.Venkatesh 2 P.G. Student, Department of ECE, Shree Institute of Technical Education, Tirupati, India 1 Assistant
More informationDesign and FPGA Implementation of an Adaptive Demodulator. Design and FPGA Implementation of an Adaptive Demodulator
Design and FPGA Implementation of an Adaptive Demodulator Sandeep Mukthavaram August 23, 1999 Thesis Defense for the Degree of Master of Science in Electrical Engineering Department of Electrical Engineering
More information4.4 Implementation Structures in FPGAs and DSPs. Presented by Lee Pucker President, ForwardLink Consulting
4.4 Implementation Structures in FPGAs and DSPs Presented by Lee Pucker President, ForwardLink Consulting Agenda Case Study on Implementation Structures Synchronization in a GSM Network Option 1: DSP Implementation
More informationAppendix B. Design Implementation Description For The Digital Frequency Demodulator
Appendix B Design Implementation Description For The Digital Frequency Demodulator The DFD design implementation is divided into four sections: 1. Analog front end to signal condition and digitize the
More informationFIR Filter Design on Chip Using VHDL
FIR Filter Design on Chip Using VHDL Mrs.Vidya H. Deshmukh, Dr.Abhilasha Mishra, Prof.Dr.Mrs.A.S.Bhalchandra MIT College of Engineering, Aurangabad ABSTRACT This paper describes the design and implementation
More informationImplementation of Face Detection System Based on ZYNQ FPGA Jing Feng1, a, Busheng Zheng1, b* and Hao Xiao1, c
6th International Conference on Mechatronics, Computer and Education Informationization (MCEI 2016) Implementation of Face Detection System Based on ZYNQ FPGA Jing Feng1, a, Busheng Zheng1, b* and Hao
More informationTirupur, Tamilnadu, India 1 2
986 Efficient Truncated Multiplier Design for FIR Filter S.PRIYADHARSHINI 1, L.RAJA 2 1,2 Departmentof Electronics and Communication Engineering, Angel College of Engineering and Technology, Tirupur, Tamilnadu,
More informationIMPLEMENTATION OF MULTIRATE SAMPLING ON FPGA WITH LOW COMPLEXITY FIR FILTERS
IMPLEMENTATION OF MULTIRATE SAMPLING ON FPGA WITH LOW COMPLEXITY FIR FILTERS Prof. R. V. Babar 1, Pooja Khot 2, Pallavi More 3, Neha Khanzode 4 1, 2, 3, 4 Department of E&TC Engineering, Sinhgad Institute
More informationAN EFFICIENT MULTI RESOLUTION FILTER BANK BASED ON DA BASED MULTIPLICATION
AN EFFICIENT MULTI RESOLUTION FILTER BANK BASED ON DA BASED MULTIPLICATION Namitha Jose M 1 and U Hari 2 1 PG student Department of ECE 2 Asst. Professor Department of ECE ABSTRACT Multi-resolution filter
More informationPerformance Analysis of Acoustic Echo Cancellation in Sound Processing
2016 IJSRSET Volume 2 Issue 3 Print ISSN : 2395-1990 Online ISSN : 2394-4099 Themed Section: Engineering and Technology Performance Analysis of Acoustic Echo Cancellation in Sound Processing N. Sakthi
More informationHigh-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF(2 m )
High-Performance Pipelined Architecture of Elliptic Curve Scalar Multiplication Over GF(2 m ) Abstract: This paper proposes an efficient pipelined architecture of elliptic curve scalar multiplication (ECSM)
More informationIMPLEMENTATION OF SOFTWARE-BASED 2X2 MIMO LTE BASE STATION SYSTEM USING GPU
IMPLEMENTATION OF SOFTWARE-BASED 2X2 MIMO LTE BASE STATION SYSTEM USING GPU Seunghak Lee (HY-SDR Research Center, Hanyang Univ., Seoul, South Korea; invincible@dsplab.hanyang.ac.kr); Chiyoung Ahn (HY-SDR
More informationVideo Enhancement Algorithms on System on Chip
International Journal of Scientific and Research Publications, Volume 2, Issue 4, April 2012 1 Video Enhancement Algorithms on System on Chip Dr.Ch. Ravikumar, Dr. S.K. Srivatsa Abstract- This paper presents
More informationLiu Yang, Bong-Joo Jang, Sanghun Lim, Ki-Chang Kwon, Suk-Hwan Lee, Ki-Ryong Kwon 1. INTRODUCTION
Liu Yang, Bong-Joo Jang, Sanghun Lim, Ki-Chang Kwon, Suk-Hwan Lee, Ki-Ryong Kwon 1. INTRODUCTION 2. RELATED WORKS 3. PROPOSED WEATHER RADAR IMAGING BASED ON CUDA 3.1 Weather radar image format and generation
More informationConsole Architecture 1
Console Architecture 1 Overview What is a console? Console components Differences between consoles and PCs Benefits of console development The development environment Console game design PS3 in detail
More informationQAM Receiver Reference Design V 1.0
QAM Receiver Reference Design V 10 Copyright 2011 2012 Xilinx Xilinx Revision date ver author note 9-28-2012 01 Alex Paek, Jim Wu Page 2 Overview The goals of this QAM receiver reference design are: Easily
More informationHigh performance Radix-16 Booth Partial Product Generator for 64-bit Binary Multipliers
High performance Radix-16 Booth Partial Product Generator for 64-bit Binary Multipliers Dharmapuri Ranga Rajini 1 M.Ramana Reddy 2 rangarajini.d@gmail.com 1 ramanareddy055@gmail.com 2 1 PG Scholar, Dept
More informationDesign and Implementation of Scalable Micro Programmed Fir Filter Using Wallace Tree and Birecoder
Design and Implementation of Scalable Micro Programmed Fir Filter Using Wallace Tree and Birecoder J.Hannah Janet 1, Jeena Thankachan Student (M.E -VLSI Design), Dept. of ECE, KVCET, Anna University, Tamil
More informationDigital Signal Processing Lecture 1
Remote Sensing Laboratory Dept. of Information Engineering and Computer Science University of Trento Via Sommarive, 14, I-38123 Povo, Trento, Italy Digital Signal Processing Lecture 1 Prof. Begüm Demir
More informationA Novel High-Speed, Higher-Order 128 bit Adders for Digital Signal Processing Applications Using Advanced EDA Tools
A Novel High-Speed, Higher-Order 128 bit Adders for Digital Signal Processing Applications Using Advanced EDA Tools K.Sravya [1] M.Tech, VLSID Shri Vishnu Engineering College for Women, Bhimavaram, West
More informationResource Efficient Reconfigurable Processor for DSP Applications
ISSN (Online) : 319-8753 ISSN (Print) : 347-6710 International Journal of Innovative Research in Science, Engineering and Technology Volume 3, Special Issue 3, March 014 014 International onference on
More informationDESIGN OF MULTIPLE CONSTANT MULTIPLICATION ALGORITHM FOR FIR FILTER
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 3, March 2014,
More informationBen Baker. Sponsored by:
Ben Baker Sponsored by: Background Agenda GPU Computing Digital Image Processing at FamilySearch Potential GPU based solutions Performance Testing Results Conclusions and Future Work 2 CPU vs. GPU Architecture
More informationModified Booth Multiplier Based Low-Cost FIR Filter Design Shelja Jose, Shereena Mytheen
Modified Booth Multiplier Based Low-Cost FIR Filter Design Shelja Jose, Shereena Mytheen Abstract A new low area-cost FIR filter design is proposed using a modified Booth multiplier based on direct form
More informationConcepts of Parallelism In An Introductory Computer Architecture Courses With FPGA Laboratories
Concepts of Parallelism In An Introductory Computer Architecture Courses With FPGA Laboratories Sally L. Wood 1, Chris Dick 2 Abstract The introductory course in computer architecture or machine organization
More informationA HIGH SPEED FIFO DESIGN USING ERROR REDUCED DATA COMPRESSION TECHNIQUE FOR IMAGE/VIDEO APPLICATIONS
A HIGH SPEED FIFO DESIGN USING ERROR REDUCED DATA COMPRESSION TECHNIQUE FOR IMAGE/VIDEO APPLICATIONS #1V.SIRISHA,PG Scholar, Dept of ECE (VLSID), Sri Sunflower College of Engineering and Technology, Lankapalli,
More informationDesign and Implementation of High Speed Carry Select Adder
Design and Implementation of High Speed Carry Select Adder P.Prashanti Digital Systems Engineering (M.E) ECE Department University College of Engineering Osmania University, Hyderabad, Andhra Pradesh -500
More informationDesign and Analysis of RNS Based FIR Filter Using Verilog Language
International Journal of Computational Engineering & Management, Vol. 16 Issue 6, November 2013 www..org 61 Design and Analysis of RNS Based FIR Filter Using Verilog Language P. Samundiswary 1, S. Kalpana
More informationBenefits of a Reconfigurable Software GNSS Receiver in Multipath Environment
Journal of Global Positioning Systems (4) Vol. 3, No. 1-: 49-56 Benefits of a Reconfigurable Software GNSS Receiver in Multipath Environment Fabio Dovis, Marco Pini, Massimiliano Spelat Politecnico di
More informationHigh Performance Computing for Engineers
High Performance Computing for Engineers David Thomas dt10@ic.ac.uk / https://github.com/m8pple Room 903 http://cas.ee.ic.ac.uk/people/dt10/teaching/2014/hpce HPCE / dt10/ 2015 / 0.1 High Performance Computing
More informationNational Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer
National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer Kaustubh Wagle and Niels Knudsen National Instruments, Austin, TX Abstract Single-bit delta-sigma
More informationIMPLEMENTATION OF AREA EFFICIENT MULTIPLIER AND ADDER ARCHITECTURE IN DIGITAL FIR FILTER
ISSN: 0976-3104 Srividya. ARTICLE OPEN ACCESS IMPLEMENTATION OF AREA EFFICIENT MULTIPLIER AND ADDER ARCHITECTURE IN DIGITAL FIR FILTER Srividya Sahyadri College of Engineering & Management, ECE Dept, Mangalore,
More informationA HIGH PERFORMANCE HARDWARE ARCHITECTURE FOR HALF-PIXEL ACCURATE H.264 MOTION ESTIMATION
A HIGH PERFORMANCE HARDWARE ARCHITECTURE FOR HALF-PIXEL ACCURATE H.264 MOTION ESTIMATION Sinan Yalcin and Ilker Hamzaoglu Faculty of Engineering and Natural Sciences, Sabanci University, 34956, Tuzla,
More informationDesign and Implementation of Digit Serial Fir Filter
International Journal of Emerging Engineering Research and Technology Volume 3, Issue 11, November 2015, PP 15-22 ISSN 2349-4395 (Print) & ISSN 2349-4409 (Online) Design and Implementation of Digit Serial
More informationField Programmable Gate Arrays based Design, Implementation and Delay Study of Braun s Multipliers
Journal of Computer Science 7 (12): 1894-1899, 2011 ISSN 1549-3636 2011 Science Publications Field Programmable Gate Arrays based Design, Implementation and Delay Study of Braun s Multipliers Muhammad
More informationSINGLE MAC IMPLEMENTATION OF A 32- COEFFICIENT FIR FILTER USING XILINX
SINGLE MAC IMPLEMENTATION OF A 32- COEFFICIENT FIR FILTER USING XILINX Arpita A. Koli 1, Nitin Patil 2 1,2 Assistant Professor, Dhanajaya Mahadik Group of Institutions, BIMAT, Kagal, (India) ABSTRACT A
More informationFIR Filter for Audio Signals Based on FPGA: Design and Implementation
American Scientific Research Journal for Engineering, Technology, and Sciences (ASRJETS) ISSN (Print) 2313-4410, ISSN (Online) 2313-4402 Global Society of Scientific Research and Researchers http://asrjetsjournal.org/
More informationIMPLEMENTATION OF 64-POINT FFT/IFFT BY USING RADIX-8 ALGORITHM
Int. J. Elec&Electr.Eng&Telecoms. 2013 K Venkata Subba Reddy and K Bala, 2013 Research Paper ISSN 2319 2518 www.ijeetc.com Vol. 2, No. 4, October 2013 2013 IJEETC. All Rights Reserved IMPLEMENTATION OF
More informationA NOVEL FPGA-BASED DIGITAL APPROACH TO NEUTRON/ -RAY PULSE ACQUISITION AND DISCRIMINATION IN SCINTILLATORS
10th ICALEPCS Int. Conf. on Accelerator & Large Expt. Physics Control Systems. Geneva, 10-14 Oct 2005, PO2.041-4 (2005) A NOVEL FPGA-BASED DIGITAL APPROACH TO NEUTRON/ -RAY PULSE ACQUISITION AND DISCRIMINATION
More informationSPIRO SOLUTIONS PVT LTD
VLSI S.NO PROJECT CODE TITLE YEAR ANALOG AMS(TANNER EDA) 01 ITVL01 20-Mb/s GFSK Modulator Based on 3.6-GHz Hybrid PLL With 3-b DCO Nonlinearity Calibration and Independent Delay Mismatch Control 02 ITVL02
More informationPower and Area Efficient Column-Parallel ADC Architectures for CMOS Image Sensors
Power and Area Efficient Column-Parallel ADC Architectures for CMOS Image Sensors Martijn Snoeij 1,*, Albert Theuwissen 1,2, Johan Huijsing 1 and Kofi Makinwa 1 1 Delft University of Technology, The Netherlands
More informationDESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS
DESIGN OF A MEASUREMENT PLATFORM FOR COMMUNICATIONS SYSTEMS P. Th. Savvopoulos. PhD., A. Apostolopoulos 2, L. Dimitrov 3 Department of Electrical and Computer Engineering, University of Patras, 265 Patras,
More informationPerformance Analysis of an Efficient Reconfigurable Multiplier for Multirate Systems
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology ISSN 2320 088X IMPACT FACTOR: 5.258 IJCSMC,
More informationFPGA Implementation of Desensitized Half Band Filters
The International Journal Of Engineering And Science (IJES) Volume Issue 4 Pages - ISSN(e): 9 8 ISSN(p): 9 8 FPGA Implementation of Desensitized Half Band Filters, G P Kadam,, Mahesh Sasanur,, Department
More informationDesign and Implementation on a Sub-band based Acoustic Echo Cancellation Approach
Vol., No. 6, 0 Design and Implementation on a Sub-band based Acoustic Echo Cancellation Approach Zhixin Chen ILX Lightwave Corporation Bozeman, Montana, USA chen.zhixin.mt@gmail.com Abstract This paper
More informationPrototyping Next-Generation Communication Systems with Software-Defined Radio
Prototyping Next-Generation Communication Systems with Software-Defined Radio Dr. Brian Wee RF & Communications Systems Engineer 1 Agenda 5G System Challenges Why Do We Need SDR? Software Defined Radio
More informationSignal Processing and Display of LFMCW Radar on a Chip
Signal Processing and Display of LFMCW Radar on a Chip Abstract The tremendous progress in embedded systems helped in the design and implementation of complex compact equipment. This progress may help
More informationVLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K.
VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K. Sasikala 2 1 Professor, Department of Electronics and Communication
More informationSIMULATION AND PROGRAM REALIZATION OF RECURSIVE DIGITAL FILTERS
SIMULATION AND PROGRAM REALIZATION OF RECURSIVE DIGITAL FILTERS Stela Angelova Stefanova, Radostina Stefanova Gercheva Technology School Electronic System associated to the Technical University of Sofia,
More informationHybrid System Level Power Consumption Estimation for FPGA-Based MPSoC
Hybrid System Level Power Consumption Estimation for FPGA-Based MPSoC Santhosh Kumar RETHINAGIRI, Rabie BEN ATITALLAH, Smail NIAR, Eric SENN, and Jean-Luc DEKEYSER INRIA Lille Nord Europe, Université de
More informationAURALIAS: An audio-immersive system for auralizing room acoustics projects
AURALIAS: An audio-immersive system for auralizing room acoustics projects J.J. Embrechts (University of Liege, Intelsig group, Laboratory of Acoustics) REGION WALLONNE 1. The «AURALIAS» research project
More informationAn Design of Radix-4 Modified Booth Encoded Multiplier and Optimised Carry Select Adder Design for Efficient Area and Delay
An Design of Radix-4 Modified Booth Encoded Multiplier and Optimised Carry Select Adder Design for Efficient Area and Delay 1. K. Nivetha, PG Scholar, Dept of ECE, Nandha Engineering College, Erode. 2.
More informationOutline. Context. Aim of our projects. Framework
Cédric André, Marc Evrard, Jean-Jacques Embrechts, Jacques Verly Laboratory for Signal and Image Exploitation (INTELSIG), Department of Electrical Engineering and Computer Science, University of Liège,
More informationExploring Computation- Communication Tradeoffs in Camera Systems
Exploring Computation- Communication Tradeoffs in Camera Systems Amrita Mazumdar Thierry Moreau Sung Kim Meghan Cowan Armin Alaghi Luis Ceze Mark Oskin Visvesh Sathe IISWC 2017 1 Camera applications are
More informationSubra Ganesan DSP 1.
DSP 1 Subra Ganesan Professor, Computer Science and Engineering Associate Director, Product Development and Manufacturing Center, Oakland University, Rochester, MI 48309 Email: ganesan@oakland.edu Topics
More informationCHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER
87 CHAPTER 4 FIELD PROGRAMMABLE GATE ARRAY IMPLEMENTATION OF FIVE LEVEL CASCADED MULTILEVEL INVERTER 4.1 INTRODUCTION The Field Programmable Gate Array (FPGA) is a high performance data processing general
More informationAn Efficient Method for Implementation of Convolution
IAAST ONLINE ISSN 2277-1565 PRINT ISSN 0976-4828 CODEN: IAASCA International Archive of Applied Sciences and Technology IAAST; Vol 4 [2] June 2013: 62-69 2013 Society of Education, India [ISO9001: 2008
More informationFOR HIGH SPEED LOW POWER APPLICATIONS USING RADIX-4 MODIFIED BOOTH ENCODER
International Journal of Advancements in Research & Technology, Volume 4, Issue 6, June -2015 31 A SPST BASED 16x16 MULTIPLIER FOR HIGH SPEED LOW POWER APPLICATIONS USING RADIX-4 MODIFIED BOOTH ENCODER
More information