Chapter 6: DSP And Its Impact On Technology. Book: Processor Design Systems On Chip. By Jari Nurmi

Size: px
Start display at page:

Download "Chapter 6: DSP And Its Impact On Technology. Book: Processor Design Systems On Chip. By Jari Nurmi"

Transcription

1 Chapter 6: DSP And Its Impact On Technology Book: Processor Design Systems On Chip Computing For ASICs And FPGAs By Jari Nurmi Slides Prepared by: Omer Anjum

2 Introduction

3 The early beginning g of DSP DSP is relatively a new science Its roots go to the group of universities with the rediscovery of FFT in mid 1960s To process computationally intensive DSP kernels in real time was even not possible with main frame computers of that time

4 An Algorithm For Machine Calculation For Complex Fourier Series

5 Earlier computer to do research in DSP

6 Earlier with the advancement, microprocessors were the choice to do some simple DSP tasks in real time Mini computers and Array processors were state of the art for DSP research community Breakthrough that made the DSP possible was the combination of a microprocessor and a hardware multiplier With in last 30 years sharing of ideas between DSP research and circuit community and invention of transistor revolutionized the world with commercially available DSP

7 That discipline which has allowed us to replace a circuit previously composed of a capacitor and a resistor with two anti-aliasing filters, an A-to-D and a D-to-A converter, and a general purpose computer (or array processor) so long as the signal we are interested in does not vary too quickly. Dr. Tom Barnwell

8 The DSP revolution DSPs were primarily a university curiosity in the 1960s a toy for university professors to play with In the 1970s, DSP became a military advantage A very expensive technology. Only few nations were able to afford The 1980s experienced the introduction of the cost-effective DSP device Voice band modems, Hard Disk Drives and 3D Graphics were successful commercial products using DSPs The 1990s, which can best be described as the decade of consumer expansion Digital Cellular Phone can be the best example Now in 21st century DSP is every where

9 Impact on Society The first wave of the revolution was, and continues to be, communications Analog wire-lined world of communications became digital voice communications digital Industry moved from 2400 bps modems to 56K bps voice band modems Digital Cell Phone everywhere DSL Bluetooth

10 The second wave of the revolution is entertainment Music Photo TV Games Radio Streaming Media, combination of Digital Communication and Digital Entertainment And all in the pocket same time

11 What could be the next wave of revolution Transportation It is a matter of time when your car will drive from point A to B without humane intervention Biomedical Science Higher quality life of a deaf man with Cochlear implant Education But there will be better uses in the classrooms as well

12 Why DSP is different than other Processors

13 Some Basic Characteristics of a DSP System Sampled data system Intensive mathematics Real time Deterministic Interrupt handling Accuracy Special hardware

14 Sampled Data system The signal must be sampled at twice the max frequency in the signal known as Nyquist Freqency Intensive Mathematics Most of the time in Signal Processing we do Filtering or Transforms Demand for lot of MAC operations Following is a simple filter equation For 100 tap FIR filter 100 MAC operations are needed For p frames per Sec a 50 tap filter needs to do 2.5 million MACs per Sec for audio signal

15 Real Time For every input sample there is an output sample Latency, how much is the delay between input and its relative output Easiest example is audio recording. Musician has an ear piece to listen himself and others. The delay should be less than 5ms to consider it to be real time Deterministic Instruction execution time must be same every time independent of data or state of execution unit Predictability to estimate the capability of DSP to meet the demands early in the design cycle

16 Interrupt handling This feature was added with the concept that interrupts are entertained until the real time behavior is not effected to stick to the principle that real time systems cannot be interrupted Accurate Accuracy is signal dependent Three basic concepts to know here are SNR which is data accuracy. Simple relation is 6dB per bit Coefficient accuracy is important in filters Internal Accuracy

17

18 Special hardware To meet the needs of real time systems special hardwares that DSPs have include are Loop Hardware as most of the DSP algorithms are repetitive such FIR or FFT Data memory management as DSP algorithms often rely on present and past values of input data Saturation logic to keep the numbers inside the bound. If result exceeds the bounds maximum +ve or ve number is assigned E.g. scale all the data and coefficients to keep the results with in +1 and -1. But multiple MACs may yield the result out of this bound so the concept of guard bits in accumulator was developed Multi-MAC units executing in parallel has increased the perforamance of DSP rapidly over the last couple of decades

19

20 Bit reversal concept was adopted to increase the performance of the FFT

21 The evolving architecture of a DSP

22 When DSPs were first architected there were two generally accepted microprocessor/microcomputer architectural styles Harvard architecture (two buses architecture) Data and program memory were separate von Neumann (single bus architecture) both program and data were stored in the same memory space Neither of two fits for the DSP s demands To do Multiply in one cycle was not possible Harvard architecture was at least more suitable Little modifications were done and instructions like MPY were developed to do multiplications in one cycle Late Accumulation was also added and MAC instruction was developed

23

24

25 What is next in the evolution of the DSP

26 As first transition DSP moved from digital signal processing theory to digital signal processors Second transition is occurring now from DSP device to DSP as an enabler (DSP is no more a product in companies portfolio but is used to make products) Now there are millions of transistors in a single chip which can accommodate a SoC hosting DSP, accelerators, GPP etc Cost to produce the IC has increased many folds We are moving towards a programming world to program such systems Building such systems some may argue that its like building a complete new city from scratch like New York and where every traffic light is accurately working

27

28 When the industry introduced their first DSPs, we had about 625 instructions per sample period in a telecommunications system Performance has gone up significantly in last 20 years or so Virtually we are at a point where infinite instructions per sample are available to us

29 Summery: In this chapter we discussed several aspects and influences of DSP Once the theory of DSP was combined with the advancing IC technology, the DSP emerged We next discussed the revolution that the DSP began, is growing and is continuing to grow We discussed the architectural uniqueness of DSPs We discussed future and the direction DSP architectures will take Finally we discussed the drivers for those future DSPs

Evolution of DSP Processors. Kartik Kariya EE, IIT Bombay

Evolution of DSP Processors. Kartik Kariya EE, IIT Bombay Evolution of DSP Processors Kartik Kariya EE, IIT Bombay Agenda Expected features of DSPs Brief overview of early DSPs Multi-issue DSPs Case Study: VLIW based Processor (SPXK5) for Mobile Applications

More information

Статистическая обработка сигналов. Введение

Статистическая обработка сигналов. Введение Статистическая обработка сигналов. Введение А.Г. Трофимов к.т.н., доцент, НИЯУ МИФИ lab@neuroinfo.ru http://datalearning.ru Курс Статистическая обработка временных рядов Сентябрь 2018 А.Г. Трофимов Введение

More information

Lesson 7. Digital Signal Processors

Lesson 7. Digital Signal Processors Lesson 7 Digital Signal Processors Instructional Objectives After going through this lesson the student would learn o Architecture of a Real time Signal Processing Platform o Different Errors introduced

More information

REAL TIME DIGITAL SIGNAL PROCESSING. Introduction

REAL TIME DIGITAL SIGNAL PROCESSING. Introduction REAL TIME DIGITAL SIGNAL Introduction Why Digital? A brief comparison with analog. PROCESSING Seminario de Electrónica: Sistemas Embebidos Advantages The BIG picture Flexibility. Easily modifiable and

More information

CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR

CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR 22 CHAPTER 2 FIR ARCHITECTURE FOR THE FILTER BANK OF SPEECH PROCESSOR 2.1 INTRODUCTION A CI is a device that can provide a sense of sound to people who are deaf or profoundly hearing-impaired. Filters

More information

The 29 th Annual ARRL and TAPR Digital Communications Conference. DSP Short Course Session 1: DSP Intro and Basics. Rick Muething, KN6KB/AAA9WK

The 29 th Annual ARRL and TAPR Digital Communications Conference. DSP Short Course Session 1: DSP Intro and Basics. Rick Muething, KN6KB/AAA9WK The 29 th Annual ARRL and TAPR Digital Communications Conference DSP Short Course Session 1: DSP Intro and Basics Rick Muething, KN6KB/AAA9WK Session 1 Overview What is DSP? Why is DSP better/different

More information

Implementing FIR Filters and FFTs with 28-nm Variable-Precision DSP Architecture

Implementing FIR Filters and FFTs with 28-nm Variable-Precision DSP Architecture Implementing FIR Filters and FFTs with 28-nm Variable-Precision DSP Architecture WP-01140-1.0 White Paper Across a range of applications, the two most common functions implemented in FPGA-based high-performance

More information

Direct Digital Amplification (DDX )

Direct Digital Amplification (DDX ) WHITE PAPER Direct Amplification (DDX ) Pure Sound from Source to Speaker Apogee Technology, Inc. 129 Morgan Drive, Norwood, MA 02062 voice: (781) 551-9450 fax: (781) 440-9528 Email: info@apogeeddx.com

More information

Lecture 1. Tinoosh Mohsenin

Lecture 1. Tinoosh Mohsenin Lecture 1 Tinoosh Mohsenin Today Administrative items Syllabus and course overview Digital systems and optimization overview 2 Course Communication Email Urgent announcements Web page http://www.csee.umbc.edu/~tinoosh/cmpe650/

More information

Subra Ganesan DSP 1.

Subra Ganesan DSP 1. DSP 1 Subra Ganesan Professor, Computer Science and Engineering Associate Director, Product Development and Manufacturing Center, Oakland University, Rochester, MI 48309 Email: ganesan@oakland.edu Topics

More information

REVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND.

REVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND. December 3-6, 2018 Santa Clara Convention Center CA, USA REVOLUTIONIZING THE COMPUTING LANDSCAPE AND BEYOND. https://tmt.knect365.com/risc-v-summit @risc_v ACCELERATING INFERENCING ON THE EDGE WITH RISC-V

More information

Audio Sample Rate Conversion in FPGAs

Audio Sample Rate Conversion in FPGAs Audio Sample Rate Conversion in FPGAs An efficient implementation of audio algorithms in programmable logic. by Philipp Jacobsohn Field Applications Engineer Synplicity eutschland GmbH philipp@synplicity.com

More information

Implementation of FPGA based Design for Digital Signal Processing

Implementation of FPGA based Design for Digital Signal Processing e-issn 2455 1392 Volume 2 Issue 8, August 2016 pp. 150 156 Scientific Journal Impact Factor : 3.468 http://www.ijcter.com Implementation of FPGA based Design for Digital Signal Processing Neeraj Soni 1,

More information

In this lecture, we will look at how different electronic modules communicate with each other. We will consider the following topics:

In this lecture, we will look at how different electronic modules communicate with each other. We will consider the following topics: In this lecture, we will look at how different electronic modules communicate with each other. We will consider the following topics: Links between Digital and Analogue Serial vs Parallel links Flow control

More information

Digital Signal Processing +

Digital Signal Processing + Digital Signal Processing + Nikil Dutt UC Irvine ICS 212 Winter 2005 + Material adapted from Tony Givargis & Rajesh Gupta Templates from Prabhat Mishra ICS212 WQ05 (Dutt) DSP 1 Introduction Any interesting

More information

DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS

DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS Item Type text; Proceedings Authors Hicks, William T. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings

More information

Lecture 1, Introduction and Background

Lecture 1, Introduction and Background EE 338L CMOS Analog Integrated Circuit Design Lecture 1, Introduction and Background With the advances of VLSI (very large scale integration) technology, digital signal processing is proliferating and

More information

DAV Institute of Engineering & Technology Department of ECE. Course Outcomes

DAV Institute of Engineering & Technology Department of ECE. Course Outcomes DAV Institute of Engineering & Technology Department of ECE Course Outcomes Upon successful completion of this course, the student will intend to apply the various outcome as:: BTEC-301, Analog Devices

More information

Design of Digital FIR Filter using Modified MAC Unit

Design of Digital FIR Filter using Modified MAC Unit Design of Digital FIR Filter using Modified MAC Unit M.Sathya 1, S. Jacily Jemila 2, S.Chitra 3 1, 2, 3 Assistant Professor, Department Of ECE, Prince Dr K Vasudevan College Of Engineering And Technology

More information

FIR Filter Design on Chip Using VHDL

FIR Filter Design on Chip Using VHDL FIR Filter Design on Chip Using VHDL Mrs.Vidya H. Deshmukh, Dr.Abhilasha Mishra, Prof.Dr.Mrs.A.S.Bhalchandra MIT College of Engineering, Aurangabad ABSTRACT This paper describes the design and implementation

More information

Techniques for Implementing Multipliers in Stratix, Stratix GX & Cyclone Devices

Techniques for Implementing Multipliers in Stratix, Stratix GX & Cyclone Devices Techniques for Implementing Multipliers in Stratix, Stratix GX & Cyclone Devices August 2003, ver. 1.0 Application Note 306 Introduction Stratix, Stratix GX, and Cyclone FPGAs have dedicated architectural

More information

Control Systems Overview REV II

Control Systems Overview REV II Control Systems Overview REV II D R. T A R E K A. T U T U N J I M E C H A C T R O N I C S Y S T E M D E S I G N P H I L A D E L P H I A U N I V E R S I T Y 2 0 1 4 Control Systems The control system is

More information

Introduction to Real-Time Digital Signal Processing

Introduction to Real-Time Digital Signal Processing Real-Time Digital Signal Processing. Sen M Kuo, Bob H Lee Copyright # 2001 John Wiley & Sons Ltd ISBNs: 0-470-84137-0 Hardback); 0-470-84534-1 Electronic) 1 Introduction to Real-Time Digital Signal Processing

More information

An area optimized FIR Digital filter using DA Algorithm based on FPGA

An area optimized FIR Digital filter using DA Algorithm based on FPGA An area optimized FIR Digital filter using DA Algorithm based on FPGA B.Chaitanya Student, M.Tech (VLSI DESIGN), Department of Electronics and communication/vlsi Vidya Jyothi Institute of Technology, JNTU

More information

An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters

An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters An FPGA Based Architecture for Moving Target Indication (MTI) Processing Using IIR Filters Ali Arshad, Fakhar Ahsan, Zulfiqar Ali, Umair Razzaq, and Sohaib Sajid Abstract Design and implementation of an

More information

Using Soft Multipliers with Stratix & Stratix GX

Using Soft Multipliers with Stratix & Stratix GX Using Soft Multipliers with Stratix & Stratix GX Devices November 2002, ver. 2.0 Application Note 246 Introduction Traditionally, designers have been forced to make a tradeoff between the flexibility of

More information

Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski

Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski Digital Logic, Algorithms, and Functions for the CEBAF Upgrade LLRF System Hai Dong, Curt Hovater, John Musson, and Tomasz Plawski Introduction: The CEBAF upgrade Low Level Radio Frequency (LLRF) control

More information

Digital Signal Processing. VO Embedded Systems Engineering Armin Wasicek WS 2009/10

Digital Signal Processing. VO Embedded Systems Engineering Armin Wasicek WS 2009/10 Digital Signal Processing VO Embedded Systems Engineering Armin Wasicek WS 2009/10 Overview Signals and Systems Processing of Signals Display of Signals Digital Signal Processors Common Signal Processing

More information

Concepts of Parallelism In An Introductory Computer Architecture Courses With FPGA Laboratories

Concepts of Parallelism In An Introductory Computer Architecture Courses With FPGA Laboratories Concepts of Parallelism In An Introductory Computer Architecture Courses With FPGA Laboratories Sally L. Wood 1, Chris Dick 2 Abstract The introductory course in computer architecture or machine organization

More information

A Digital Signal Processor for Musicians and Audiophiles Published on Monday, 09 February :54

A Digital Signal Processor for Musicians and Audiophiles Published on Monday, 09 February :54 A Digital Signal Processor for Musicians and Audiophiles Published on Monday, 09 February 2009 09:54 The main focus of hearing aid research and development has been on the use of hearing aids to improve

More information

Digital Systems Design

Digital Systems Design Digital Systems Design Digital Systems Design and Test Dr. D. J. Jackson Lecture 1-1 Introduction Traditional digital design Manual process of designing and capturing circuits Schematic entry System-level

More information

MS Project :Trading Accuracy for Power with an Under-designed Multiplier Architecture Parag Kulkarni Adviser : Prof. Puneet Gupta Electrical Eng.

MS Project :Trading Accuracy for Power with an Under-designed Multiplier Architecture Parag Kulkarni Adviser : Prof. Puneet Gupta Electrical Eng. MS Project :Trading Accuracy for Power with an Under-designed Multiplier Architecture Parag Kulkarni Adviser : Prof. Puneet Gupta Electrical Eng., UCLA - http://nanocad.ee.ucla.edu/ 1 Outline Introduction

More information

Course Outline. Textbook: G. Michael Schneider and Judith L. Gersting, "Invitation to Computer Science C++ Version," 3rd Edition, Thomson, 2004.

Course Outline. Textbook: G. Michael Schneider and Judith L. Gersting, Invitation to Computer Science C++ Version, 3rd Edition, Thomson, 2004. 2005/Sep/12 1 Course Outline Textbook: G. Michael Schneider and Judith L. Gersting, "Invitation to Computer Science C++ Version," 3rd Edition, Thomson, 2004. Outline 1. The Algorithm Foundations of Computer

More information

Digital Filters Using the TMS320C6000

Digital Filters Using the TMS320C6000 HUNT ENGINEERING Chestnut Court, Burton Row, Brent Knoll, Somerset, TA9 4BP, UK Tel: (+44) (0)278 76088, Fax: (+44) (0)278 76099, Email: sales@hunteng.demon.co.uk URL: http://www.hunteng.co.uk Digital

More information

Video Enhancement Algorithms on System on Chip

Video Enhancement Algorithms on System on Chip International Journal of Scientific and Research Publications, Volume 2, Issue 4, April 2012 1 Video Enhancement Algorithms on System on Chip Dr.Ch. Ravikumar, Dr. S.K. Srivatsa Abstract- This paper presents

More information

Master of Comm. Systems Engineering (Structure C)

Master of Comm. Systems Engineering (Structure C) ENGINEERING Master of Comm. DURATION 1.5 YEARS 3 YEARS (Full time) 2.5 YEARS 4 YEARS (Part time) P R O G R A M I N F O Master of Communication System Engineering is a quarter research program where candidates

More information

EE 351M Digital Signal Processing

EE 351M Digital Signal Processing EE 351M Digital Signal Processing Course Details Objective Establish a background in Digital Signal Processing Theory Required Text Discrete-Time Signal Processing, Prentice Hall, 2 nd Edition Alan Oppenheim,

More information

Data Word Length Reduction for Low-Power DSP Software

Data Word Length Reduction for Low-Power DSP Software EE382C: LITERATURE SURVEY, APRIL 2, 2004 1 Data Word Length Reduction for Low-Power DSP Software Kyungtae Han Abstract The increasing demand for portable computing accelerates the study of minimizing power

More information

A HARDWARE DC MOTOR EMULATOR VAGNER S. ROSA 1, VITOR I. GERVINI 2, SEBASTIÃO C. P. GOMES 3, SERGIO BAMPI 4

A HARDWARE DC MOTOR EMULATOR VAGNER S. ROSA 1, VITOR I. GERVINI 2, SEBASTIÃO C. P. GOMES 3, SERGIO BAMPI 4 A HARDWARE DC MOTOR EMULATOR VAGNER S. ROSA 1, VITOR I. GERVINI 2, SEBASTIÃO C. P. GOMES 3, SERGIO BAMPI 4 Abstract Much work have been done lately to develop complex motor control systems. However they

More information

II Year (04 Semester) EE6403 Discrete Time Systems and Signal Processing

II Year (04 Semester) EE6403 Discrete Time Systems and Signal Processing Class Subject Code Subject II Year (04 Semester) EE6403 Discrete Time Systems and Signal Processing 1.CONTENT LIST: Introduction to Unit I - Signals and Systems 2. SKILLS ADDRESSED: Listening 3. OBJECTIVE

More information

OBJECTIVES. Understand the basic of Wi-MAX standards Know the features, applications and advantages of WiMAX

OBJECTIVES. Understand the basic of Wi-MAX standards Know the features, applications and advantages of WiMAX OBJECTIVES Understand the basic of Wi-MAX standards Know the features, applications and advantages of WiMAX INTRODUCTION WIMAX the Worldwide Interoperability for Microwave Access, is a telecommunications

More information

Circuit Simulators: a Revolutionary E-Learning Platform

Circuit Simulators: a Revolutionary E-Learning Platform Circuit Simulators: a Revolutionary E-Learning Platform Mahi Itagi 1 Padre Conceicao College of Engineering, India 1 itagimahi@gmail.com Akhil Deshpande 2 Gogte Institute of Technology, India 2 deshpande_akhil@yahoo.com

More information

For the system to have the high accuracy needed for many measurements,

For the system to have the high accuracy needed for many measurements, Sampling and Digitizing Most real life signals are continuous analog voltages. These voltages might be from an electronic circuit or could be the output of a transducer and be proportional to current,

More information

In 1951 William Shockley developed the world first junction transistor. One year later Geoffrey W. A. Dummer published the concept of the integrated

In 1951 William Shockley developed the world first junction transistor. One year later Geoffrey W. A. Dummer published the concept of the integrated Objectives History and road map of integrated circuits Application specific integrated circuits Design flow and tasks Electric design automation tools ASIC project MSDAP In 1951 William Shockley developed

More information

The Fundamentals of Mixed Signal Testing

The Fundamentals of Mixed Signal Testing The Fundamentals of Mixed Signal Testing Course Information The Fundamentals of Mixed Signal Testing course is designed to provide the foundation of knowledge that is required for testing modern mixed

More information

Field Programmable Gate Arrays based Design, Implementation and Delay Study of Braun s Multipliers

Field Programmable Gate Arrays based Design, Implementation and Delay Study of Braun s Multipliers Journal of Computer Science 7 (12): 1894-1899, 2011 ISSN 1549-3636 2011 Science Publications Field Programmable Gate Arrays based Design, Implementation and Delay Study of Braun s Multipliers Muhammad

More information

Advanced FPGA Design. Tinoosh Mohsenin CMPE 491/691 Spring 2012

Advanced FPGA Design. Tinoosh Mohsenin CMPE 491/691 Spring 2012 Advanced FPGA Design Tinoosh Mohsenin CMPE 491/691 Spring 2012 Today Administrative items Syllabus and course overview Digital signal processing overview 2 Course Communication Email Urgent announcements

More information

ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION

ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION 98 Chapter-5 ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION 99 CHAPTER-5 Chapter 5: ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION S.No Name of the Sub-Title Page

More information

DSP VLSI Design. DSP Systems. Byungin Moon. Yonsei University

DSP VLSI Design. DSP Systems. Byungin Moon. Yonsei University Byungin Moon Yonsei University Outline What is a DSP system? Why is important DSP? Advantages of DSP systems over analog systems Example DSP applications Characteristics of DSP systems Sample rates Clock

More information

Keywords: Adaptive filtering, LMS algorithm, Noise cancellation, VHDL Design, Signal to noise ratio (SNR), Convergence Speed.

Keywords: Adaptive filtering, LMS algorithm, Noise cancellation, VHDL Design, Signal to noise ratio (SNR), Convergence Speed. Implementation of Efficient Adaptive Noise Canceller using Least Mean Square Algorithm Mr.A.R. Bokey, Dr M.M.Khanapurkar (Electronics and Telecommunication Department, G.H.Raisoni Autonomous College, India)

More information

Transactions of the VŠB Technical University of Ostrava, Mechanical Series No. 2, 2009, vol. LV, article No. 1690

Transactions of the VŠB Technical University of Ostrava, Mechanical Series No. 2, 2009, vol. LV, article No. 1690 Transactions of the VŠB Technical University of Ostrava, Mechanical Series No., 009, vol. LV, article No. 1690 Petr KOČÍ *, David FOJTÍK **, Jiří TŮMA *** MEASUREMENT OF PHASE SHIFT BY USING A DSP MĚŘENÍ

More information

Understanding the Behavior of Band-Pass Filter with Windows for Speech Signal

Understanding the Behavior of Band-Pass Filter with Windows for Speech Signal International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Understanding the Behavior of Band-Pass Filter with Windows for Speech Signal Amsal Subhan 1, Monauwer Alam 2 *(Department of ECE,

More information

Design and Implementation of the DAB/DMB Transmitter Identification Information Decoder

Design and Implementation of the DAB/DMB Transmitter Identification Information Decoder Design and Implementation of the DAB/DMB Transmitter Identification Information Decoder Hongsheng Zhang, Hongyun Wang, Guoyu Wang* and Mingying Lu Abstract The Transmitter Identification Information (TII)

More information

Data acquisition and instrumentation. Data acquisition

Data acquisition and instrumentation. Data acquisition Data acquisition and instrumentation START Lecture Sam Sadeghi Data acquisition 1 Humanistic Intelligence Body as a transducer,, data acquisition and signal processing machine Analysis of physiological

More information

JESD204A for wireless base station and radar systems

JESD204A for wireless base station and radar systems for wireless base station and radar systems November 2010 Maury Wood- NXP Semiconductors Deepak Boppana, an Land - Altera Corporation 0.0 ntroduction - New trends for wireless base station and radar systems

More information

Signals and Systems. Lecture 13 Wednesday 6 th December 2017 DR TANIA STATHAKI

Signals and Systems. Lecture 13 Wednesday 6 th December 2017 DR TANIA STATHAKI Signals and Systems Lecture 13 Wednesday 6 th December 2017 DR TANIA STATHAKI READER (ASSOCIATE PROFFESOR) IN SIGNAL PROCESSING IMPERIAL COLLEGE LONDON Continuous time versus discrete time Continuous time

More information

Dr. D. M. Akbar Hussain

Dr. D. M. Akbar Hussain Course Objectives: To enable the students to learn some more practical facts about DSP architectures. Objective is that they can apply this knowledge to map any digital filtering algorithm and related

More information

THIS work focus on a sector of the hardware to be used

THIS work focus on a sector of the hardware to be used DISSERTATION ON ELECTRICAL AND COMPUTER ENGINEERING 1 Development of a Transponder for the ISTNanoSAT (November 2015) Luís Oliveira luisdeoliveira@tecnico.ulisboa.pt Instituto Superior Técnico Abstract

More information

VLSI Implementation of Digital Down Converter (DDC)

VLSI Implementation of Digital Down Converter (DDC) Volume-7, Issue-1, January-February 2017 International Journal of Engineering and Management Research Page Number: 218-222 VLSI Implementation of Digital Down Converter (DDC) Shaik Afrojanasima 1, K Vijaya

More information

A DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM

A DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM A DSP IMPLEMENTED DIGITAL FM MULTIPLEXING SYSTEM Item Type text; Proceedings Authors Rosenthal, Glenn K. Publisher International Foundation for Telemetering Journal International Telemetering Conference

More information

Design and Implementation of Signal Processing Systems: An Introduction

Design and Implementation of Signal Processing Systems: An Introduction Design and Implementation of Signal Processing Systems: An Introduction Yu Hen Hu (c) 1997-2013 by Yu Hen Hu 1 Outline Course Objectives and Outline, Conduct What is signal processing? Implementation Options

More information

Stratix II DSP Performance

Stratix II DSP Performance White Paper Introduction Stratix II devices offer several digital signal processing (DSP) features that provide exceptional performance for DSP applications. These features include DSP blocks, TriMatrix

More information

Coming to Grips with the Frequency Domain

Coming to Grips with the Frequency Domain XPLANATION: FPGA 101 Coming to Grips with the Frequency Domain by Adam P. Taylor Chief Engineer e2v aptaylor@theiet.org 48 Xcell Journal Second Quarter 2015 The ability to work within the frequency domain

More information

Distributed Control of LED Array for Architectural and Signage Lighting

Distributed Control of LED Array for Architectural and Signage Lighting Distributed Control of LED Array for Architectural and Signage Lighting Charles Kim, Ph.D. Associate Professor ckim@howard.edu 202-806-4821 Department of Electrical and Computer Engineering Howard University

More information

EMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS

EMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS EMBEDDED DOPPLER ULTRASOUND SIGNAL PROCESSING USING FIELD PROGRAMMABLE GATE ARRAYS Diaa ElRahman Mahmoud, Abou-Bakr M. Youssef and Yasser M. Kadah Biomedical Engineering Department, Cairo University, Giza,

More information

Rapid Design of FIR Filters in the SDR- 500 Software Defined Radio Evaluation System using the ASN Filter Designer

Rapid Design of FIR Filters in the SDR- 500 Software Defined Radio Evaluation System using the ASN Filter Designer Rapid Design of FIR Filters in the SDR- 500 Software Defined Radio Evaluation System using the ASN Filter Designer Application note (ASN-AN026) October 2017 (Rev B) SYNOPSIS SDR (Software Defined Radio)

More information

Microcomputer Systems 1. Introduction to DSP S

Microcomputer Systems 1. Introduction to DSP S Microcomputer Systems 1 Introduction to DSP S Introduction to DSP s Definition: DSP Digital Signal Processing/Processor It refers to: Theoretical signal processing by digital means (subject of ECE3222,

More information

2) How fast can we implement these in a system

2) How fast can we implement these in a system Filtration Now that we have looked at the concept of interpolation we have seen practically that a "digital filter" (hold, or interpolate) can affect the frequency response of the overall system. We need

More information

Datorstödd Elektronikkonstruktion

Datorstödd Elektronikkonstruktion Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80

More information

An Overview of Linear Systems

An Overview of Linear Systems An Overview of Linear Systems The content from this course was hosted on TechOnline.com from 999-4. TechOnline.com is now targeting commercial clients, so the content, (without animation and voice) is

More information

National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer

National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer Kaustubh Wagle and Niels Knudsen National Instruments, Austin, TX Abstract Single-bit delta-sigma

More information

Nonlinear Equalization Processor IC for Wideband Receivers and

Nonlinear Equalization Processor IC for Wideband Receivers and Nonlinear Equalization Processor IC for Wideband Receivers and Sensors William S. Song, Joshua I. Kramer, James R. Mann, Karen M. Gettings, Gil M. Raz, Joel I. Goodman, Benjamin A. Miller, Matthew Herman,

More information

Computer Science as a Discipline

Computer Science as a Discipline Computer Science as a Discipline 1 Computer Science some people argue that computer science is not a science in the same sense that biology and chemistry are the interdisciplinary nature of computer science

More information

BASIC CONCEPTS OF HSPA

BASIC CONCEPTS OF HSPA 284 23-3087 Uen Rev A BASIC CONCEPTS OF HSPA February 2007 White Paper HSPA is a vital part of WCDMA evolution and provides improved end-user experience as well as cost-efficient mobile/wireless broadband.

More information

Yet, many signal processing systems require both digital and analog circuits. To enable

Yet, many signal processing systems require both digital and analog circuits. To enable Introduction Field-Programmable Gate Arrays (FPGAs) have been a superb solution for rapid and reliable prototyping of digital logic systems at low cost for more than twenty years. Yet, many signal processing

More information

DOWNLOAD PDF THEORY AND AUDIO APPLICATION OF DIGITAL SIGNAL PROCESSING

DOWNLOAD PDF THEORY AND AUDIO APPLICATION OF DIGITAL SIGNAL PROCESSING Chapter 1 : Rabiner & Schafer, Theory and Applications of Digital Speech Processing Pearson Paused You're listening to a sample of the Audible audio edition. Learn more. See all 2 images. Theory And Application

More information

VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K.

VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K. VLSI IMPLEMENTATION OF MODIFIED DISTRIBUTED ARITHMETIC BASED LOW POWER AND HIGH PERFORMANCE DIGITAL FIR FILTER Dr. S.Satheeskumaran 1 K. Sasikala 2 1 Professor, Department of Electronics and Communication

More information

Improving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs

Improving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs ISSUE: March 2016 Improving Loop-Gain Performance In Digital Power Supplies With Latest- Generation DSCs by Alex Dumais, Microchip Technology, Chandler, Ariz. With the consistent push for higher-performance

More information

EECS 452 Midterm Closed book part Winter 2013

EECS 452 Midterm Closed book part Winter 2013 EECS 452 Midterm Closed book part Winter 2013 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Closed book

More information

Globally Asynchronous Locally Synchronous (GALS) Microprogrammed Parallel FIR Filter

Globally Asynchronous Locally Synchronous (GALS) Microprogrammed Parallel FIR Filter IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 6, Issue 5, Ver. II (Sep. - Oct. 2016), PP 15-21 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Globally Asynchronous Locally

More information

Architecture of Computers and Parallel Systems Part 9: Digital Circuits

Architecture of Computers and Parallel Systems Part 9: Digital Circuits Architecture of Computers and Parallel Systems Part 9: Digital Circuits Ing. Petr Olivka petr.olivka@vsb.cz Department of Computer Science FEI VSB-TUO Architecture of Computers and Parallel Systems Part

More information

Design of Multiplier Less 32 Tap FIR Filter using VHDL

Design of Multiplier Less 32 Tap FIR Filter using VHDL International OPEN ACCESS Journal Of Modern Engineering Research (IJMER) Design of Multiplier Less 32 Tap FIR Filter using VHDL Abul Fazal Reyas Sarwar 1, Saifur Rahman 2 1 (ECE, Integral University, India)

More information

Towards Real-time Hardware Gamma Correction for Dynamic Contrast Enhancement

Towards Real-time Hardware Gamma Correction for Dynamic Contrast Enhancement Towards Real-time Gamma Correction for Dynamic Contrast Enhancement Jesse Scott, Ph.D. Candidate Integrated Design Services, College of Engineering, Pennsylvania State University University Park, PA jus2@engr.psu.edu

More information

2002 IEEE International Solid-State Circuits Conference 2002 IEEE

2002 IEEE International Solid-State Circuits Conference 2002 IEEE Outline 802.11a Overview Medium Access Control Design Baseband Transmitter Design Baseband Receiver Design Chip Details What is 802.11a? IEEE standard approved in September, 1999 12 20MHz channels at 5.15-5.35

More information

SIGMA-DELTA CONVERTER

SIGMA-DELTA CONVERTER SIGMA-DELTA CONVERTER (1995: Pacífico R. Concetti Western A. Geophysical-Argentina) The Sigma-Delta A/D Converter is not new in electronic engineering since it has been previously used as part of many

More information

A Balanced Introduction to Computer Science, 3/E

A Balanced Introduction to Computer Science, 3/E A Balanced Introduction to Computer Science, 3/E David Reed, Creighton University 2011 Pearson Prentice Hall ISBN 978-0-13-216675-1 Chapter 10 Computer Science as a Discipline 1 Computer Science some people

More information

ECE 6560 Multirate Signal Processing Chapter 13

ECE 6560 Multirate Signal Processing Chapter 13 Multirate Signal Processing Chapter 13 Dr. Bradley J. Bazuin Western Michigan University College of Engineering and Applied Sciences Department of Electrical and Computer Engineering 1903 W. Michigan Ave.

More information

Instantaneous Loop. Ideal Phase Locked Loop. Gain ICs

Instantaneous Loop. Ideal Phase Locked Loop. Gain ICs Instantaneous Loop Ideal Phase Locked Loop Gain ICs PHASE COORDINATING An exciting breakthrough in phase tracking, phase coordinating, has been developed by Instantaneous Technologies. Instantaneous Technologies

More information

Cyber-Physical Systems ADC / DAC

Cyber-Physical Systems ADC / DAC Cyber-Physical Systems ADC / DAC ICEN 553/453 Fall 2018 Prof. Dola Saha 1 Analog-to-Digital Converter (ADC) Ø ADC is important almost to all application fields Ø Converts a continuous-time voltage signal

More information

FPGA Co-Processing Solutions for High-Performance Signal Processing Applications. 101 Innovation Dr., MS: N. First Street, Suite 310

FPGA Co-Processing Solutions for High-Performance Signal Processing Applications. 101 Innovation Dr., MS: N. First Street, Suite 310 FPGA Co-Processing Solutions for High-Performance Signal Processing Applications Tapan A. Mehta Joel Rotem Strategic Marketing Manager Chief Application Engineer Altera Corporation MangoDSP 101 Innovation

More information

Supercomputers have become critically important tools for driving innovation and discovery

Supercomputers have become critically important tools for driving innovation and discovery David W. Turek Vice President, Technical Computing OpenPOWER IBM Systems Group House Committee on Science, Space and Technology Subcommittee on Energy Supercomputing and American Technology Leadership

More information

A Comparison of Two Computational Technologies for Digital Pulse Compression

A Comparison of Two Computational Technologies for Digital Pulse Compression A Comparison of Two Computational Technologies for Digital Pulse Compression Presented by Michael J. Bonato Vice President of Engineering Catalina Research Inc. A Paravant Company High Performance Embedded

More information

AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS

AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS AUTOMATIC IMPLEMENTATION OF FIR FILTERS ON FIELD PROGRAMMABLE GATE ARRAYS Satish Mohanakrishnan and Joseph B. Evans Telecommunications & Information Sciences Laboratory Department of Electrical Engineering

More information

Hardware Platforms and Sensors

Hardware Platforms and Sensors Hardware Platforms and Sensors Tom Spink Including material adapted from Bjoern Franke and Michael O Boyle Hardware Platform A hardware platform describes the physical components that go to make up a particular

More information

Minimum key length for cryptographic security

Minimum key length for cryptographic security Journal of Applied Mathematics & Bioinformatics, vol.3, no.1, 2013, 181-191 ISSN: 1792-6602 (print), 1792-6939 (online) Scienpress Ltd, 2013 Minimum key length for cryptographic security George Marinakis

More information

Long Term Evolution (LTE) Radio Network Planning Using Atoll

Long Term Evolution (LTE) Radio Network Planning Using Atoll Long Term Evolution (LTE) Radio Network Planning Using Atoll Gullipalli S.D. Rohit Gagan, Kondamuri N. Nikhitha, Electronics and Communication Department, Baba Institute of Technology and Sciences - Vizag

More information

Corso di DATI e SEGNALI BIOMEDICI 1. Carmelina Ruggiero Laboratorio MedInfo

Corso di DATI e SEGNALI BIOMEDICI 1. Carmelina Ruggiero Laboratorio MedInfo Corso di DATI e SEGNALI BIOMEDICI 1 Carmelina Ruggiero Laboratorio MedInfo Digital Filters Function of a Filter In signal processing, the functions of a filter are: to remove unwanted parts of the signal,

More information

AutoBench 1.1. software benchmark data book.

AutoBench 1.1. software benchmark data book. AutoBench 1.1 software benchmark data book Table of Contents Angle to Time Conversion...2 Basic Integer and Floating Point...4 Bit Manipulation...5 Cache Buster...6 CAN Remote Data Request...7 Fast Fourier

More information

GUJARAT TECHNOLOGICAL UNIVERSITY

GUJARAT TECHNOLOGICAL UNIVERSITY Type of course: Compulsory GUJARAT TECHNOLOGICAL UNIVERSITY SUBJECT NAME: Digital Signal Processing SUBJECT CODE: 2171003 B.E. 7 th SEMESTER Prerequisite: Higher Engineering Mathematics, Different Transforms

More information

Design of Adjustable Reconfigurable Wireless Single Core

Design of Adjustable Reconfigurable Wireless Single Core IOSR Journal of Electronics and Communication Engineering (IOSR-JECE) e-issn: 2278-2834,p- ISSN: 2278-8735. Volume 6, Issue 2 (May. - Jun. 2013), PP 51-55 Design of Adjustable Reconfigurable Wireless Single

More information