INCREASING PACKAGE ROBUSTNESS WITH PALLADIUM COATED COPPER WIRE

Size: px
Start display at page:

Download "INCREASING PACKAGE ROBUSTNESS WITH PALLADIUM COATED COPPER WIRE"

Transcription

1 INCREASING PACKAGE ROBUSTNESS WITH PALLADIUM COATED COPPER WIRE Rodan A. Melanio Regine B. Cervantes Sonny E. Dipasupil New Package Development ON Semiconductor Philippines Incorporated Golden Mile Business Park - Special Economic Zone Governor's Drive, Carmona, Cavite, 4116 Philippines rodan.melanio@onsemi.com, reg.cervantes@onsemi.com, sonny.dipasupil@onsemi.com ABSTRACT Alternative solutions to gold wire are being sought as a for lower cost packages. Palladium coated copper (PCC) wires serve as a potential alternative to increase package robustness and lower package cost particularly in the automotive industry. Palladium on the surface of the wire promotes better adhesion of the wire to the surface where it is bonded. In effect, this may result to elimination of broken wire at heel and lifted ball. This paper discusses the material considerations involved in shifting to PCC wire. In this paper, the benefits of coating bare Cu wire with Pd are discussed. These improvements include enhancements in material properties, wirebond responses, intermetallic compound (IMC) formation and reliability that Pd coating imparts on Cu wire. Palladium coating on Cu wire results to better first and second bond reliability hence, improving package robustness. 1.0 INTRODUCTION For many years, the use of copper (Cu) wire has been adapted to reduce the packaging cost of wire bonded consumer, communication, and computing devices. [1] Since then, the use of Cu wire has matured such that it has been introduced for more demanding applications, including automotive. As the automotive technology advances, the industry requirements also become more stringent. Automotive industries require that incidences of lifted ball and broken wire at heel be eliminated. In IC manufacturing, the emerging approach of both original equipment manufacturers (OEMs) and subcontractors to eliminate these is to use palladium (Pd) coated Cu wire. To make the surface of Pd coated Cu wire softer some manufacturers add gold (Au) flash on the coating. The use of Pd coated Cu wire with Au flash is currently being developed in order to enhance the package robustness of automotive devices. Since this technology is relatively new, responses of the wire are closely being studied. Among the points of interest in the study of Pd coated Cu wires with Au flash is the free air ball (FAB) formed during electronic flame-off (EFO), first and second bond responses before and after reliability testing. Since most suppliers claim to have some special knowledge or manufacturing process that differentiates their Pd coated wire, this study will also determine if such claims are relevant in wire selection Wire Manufacturing Flow The manufacturing flow for Pd coated Cu wire with Au flash differs from the manufacturing flow of bare Cu wire. For wires coated with Pd and Au, an additional step for coating is taken after drawing the wire. This implies that in general, Pd and Au are confined on the Cu wire surface before wire bonding. Regardless of wire manufacturer, the general process flow for Pd coated Cu wire manufacture is the same. The general wire manufacturing sequence is shown below. Fig. 1. General wire manufacturing sequence for Pd coated Cu wire with Au flash. [2] The Role of Pd in Copper Wires

2 Being noble metals, addition of Pd on the surface of Cu wire generally provide resistance to corrosion and oxidation. Addition of Pd and Au increases the floor life of the wire. The introduction of Pd on the coating has been shown to improve process window and reliability. [3] Gold is added on the surface of the wire serves as additional protection for oxidation and in general, it provides additional robustness to the wire. The most important attribute of Au on the Pd coated wire is that Au gives softness on the surface of the wire which aids in the faster bonding to the bond pad surface. [3] Since Au on Pd coated Cu wires is very minute (~<=9 nm), emphasis will be given on Pd that is added as a coating to the Cu wire surface. Cu Au Fig 2. Schematic representation of Pd coated Cu wire with Au flash In terms of wire bond performance, Pd coating improves second bond performance of Cu wire. Better second bond performance may allow for faster second bond processes in some applications and in effect, provide greater throughput relative to bare copper. Better performance is attributed to the confinement of Pd to the surface of the stitch. [3] Even Pd distribution on the surface of the stitch appears to promote better adhesion. Pd on the surface improves reliability because it is less reactive than Cu. This means that when the wire is exposed to ionic contaminants found on the molding compound such as Cl and Br; Pd acts as a barrier that protects Cu from forming salts with these halogens which causes corrosion. The effects of Pd on the first bond are less certain and at present, studies are being undertaken in order to understand it. The methods that were used in this study are presented in the experimental section and the proposed mechanism on how Pd coating can improve first bond reliability is discussed in the next subsection. 2.0 RELATED WORK Evaluation of Pd-Doped Cu Wire Another way of adding Pd to Cu wire is through doping. Previous evaluations have been undertaken for Pd doped Cu wires. Evaluation was carried out using wires from two suppliers, X and Y. Both wires were used for the same Pd package that experienced failure with bare Cu wire. The wires went through the same reliability tests and though X and Y wires failed at different points of the reliability test, both wires experienced failure because of heel crack. Failure due to heel crack implies that since Pd in doped wires is distributed within the wire instead of being on the surface, adhesion of the stitch to the leadframe is most likely similar to that of bare Cu wire. Following the same analogy, Pd coated wire appears to be a better alternative because Pd on the surface of the wire provides better adhesion to the surface to which the wire is bonded Chemical Model Simulation In 2012 Abe and Horie, conducted a chemical model simulation to explore the effect of Pd existence and distribution of Pd in Cu/Al IMC. [4] Since IMC is too thin during wire bonding and analysis of cross section images through scanning electron microscopy (SEM) would yield very little results, chemical modeling aided in predicting the type of IMC formed and how elements diffuse. Modeling showed that dispersed Pd contributed to create new IMC of Cu/Al/Pd instead of easily corroded Cu rich Cu/Al IMC. Cu, Al, and also Cl ion diffusion were inhibited by Pd at surface. Fig 3. Chemical Modelling by Abe and Horie [4] Results of the chemical modeling simulation conducted by Abe and Horie will be related to experimental builds. The next section explain the methods used in this study. 3.0 EXPERIMENTAL SECTION For this study, three Pd coated Cu wires were initially considered. The wires are from three wire manufacturers, A, B, and C. The wires are all 0.8 mil in diameter with a purity of 4N. Their material properties will be compared with each other and then compared with the material properties of the bare Cu wire qualified at ON Semiconductor Philippines, Inc. (OSPI).

3 3.1.0 Material Selection and Free Air Ball (FAB) Evaluation Studies FAB evaluation was done for the three wires. The FABs were formed using the same EFO current settings. For this paper, three EFO current settings will be considered, 108 ma, 70 ma, and 40 ma. The bonding machine automatically calculates the EFO time for a given current setting to achieve the targeted FAB size for a given wire diameter. The summary of parameter setting combinations is found on the succeeding table. For this study, the FAB were formed using the same forming gas (95%N 2-5%H 2) Table 1. Parameter Setting Combinations Expt EFO Current (ma) EFO Time (µs) The FABs formed were evaluated in several ways. Visual inspection was done on 80 balls per parameter. Visual inspection was done using low magnification to detect deformed FABs. Scanning electron microscope (SEM) evaluation was done on the deformed FABs in order to identify the cause for the deformations found. Pd coverage on the surface of the FAB will be evaluated. Evaluation of Pd coverage on the FAB surface was done using SEM/EDX. Pd coverage on the FAB surface was done on several points in order to determine how evenly Pd is distributed on the surface of each FAB Wire Bond Responses extreme conditions that the IC may be subjected to during operation Corrosion Simulation Studies It is necessary to test how PCC wires will compare to bare Cu wire. In conducting this part of the study, units were bonded and encapsulated using epoxy molding compound (EMC) especially designed to simulate extreme conditions. Formulation of current qualified EMC material at OSPI was altered such that ppm Cl was higher and ph was lower than the specifications limit. Molded units were studied and subjected to reliability tests. Temperature cycling (TC), unbiased HAST (uhast), HAST and high temperature storage life (HTSL) were carried out until samples failed. Failing units will be subjected to analysis. 4.0 RESULTS AND DISCUSSION Material Selection and Free Air Ball (FAB) Evaluation Studies Table 2 shows the important material properties of each wire. These material properties were taken from manufacturer data. In terms of Pd and Au content on the Cu wire, it can be seen that the regardless of manufacturer, Pd and Au content on the wire is almost similar. This implies that the wire manufacturing process for all suppliers is similar. The column highlighted in blue shows the existing qualified Cu wire at OSPI. Table 2. Material Properties of Cu Wire After evaluation of FABs formed using the three different PCC wires, one wire material will be considered in this study and used for the qualification builds and then subjected to full reliability testing. Wire material selection was based on which material had the best results in terms of FAB formation and material properties provided by each supplier. Wire bonding responses particularly, ball shear, wire pull, stitch pull, pad metal displacement (PMD) and cratering results were compared with those of bare Cu wire Reliability Responses Reliability testing was done on the qualification builds. The samples were observed using transmission electron microscope (TEM) imaging. In this paper, the intermetallic formed by both PCC and bare Cu wire after highly accelerated stress test (HAST) 192h, temperature cycling (TC) 2000 tests were observed. These tests simulate the Comparing the wires with one another, it can be seen that some of the properties of the wires are similar. Density and melting points of all wires being studied are similar to each other. Their similarities are due to the dominance of Cu in

4 the wire. Because Cu is the dominant element on the wire, the intrinsic properties of the wires will most likely be close to those of Cu. Some of the properties of bare Cu wire have been altered by the presence of Pd. Among them are FAB hardness, wire hardness, electrical resistivity and floor life. The floor life of Pd coated Cu wire is longer than that of bare Cu wire except for the wire from supplier A. This means that in general, Pd on the surface of the wire provides better resistance against oxidation. The presence of Pd on the coated wires increased the resistivity of bare Cu wire. It is not yet certain whether the increased resistivity will have a significant effect on the flow of current from the pad to the lead. Wire from supplier B has the hardest wire among all Pd coated wires. When incorporated into materials, Pd contributes to the hardness of the material. The other Pd wires may not be as hard because of the presence of Au on the surface. Au when integrated into materials provides softness which appears to outweigh the hardness given by Pd for the other two Pd coated Cu wires. The relationship of the presence of Pd on the FAB deformation can be seen in the succeeding paragraph. Eighty samples were inspected for FAB deformation. Inspection of any visual defect such as abnormal FAB shape, dimple, or oxidation was performed and results are in Figure 4. As shown below, no deformation was found for supplier A wire for all parameter sets. Deformation on supplier B wire was found however, when inspected under SEM, it was found that the deformations were scratches from the interaction of the FAB with the leadframe and not during FAB formation. For all parameter sets, deformation during EFO was found on supplier C wires. of bare Cu wire. This may be due to a couple of factors. One may be that the parameter settings used in this study are not applicable for their wire. Another possibility is that supplier C material may perform better with a different forming gas ratio. In terms of FAB visual examination, both wires from suppliers A and B were free from deformation during FAB formation. Although the FAB of supplier C has the most number of deformations, possible problems may arise due to the hardness of FAB from using supplier B PCC wire. The harder the wire, the more likely cratering will occur. [5] Supplier B has the hardest FAB ( Hv) among the three wires and it is even harder than the existing qualified bare Cu wire in OSPI (85-95Hv) Wire Bond Responses From initial validation of material properties, and FAB responses, supplier B PCC material was considered for the rest of this study. Figure 5 below shows that visually, flower shaped balls were encountered for bare Cu wire but under the same first bond parameters, the ball bonds of PCC wire had a consistent, circular shape. For the same parameter sets, the first bond of PCC wire had a better adhesion on the bond pad. This correlates with the ball shear responses on the succeeding figure. More force was required to shear the ball formed w PCC wire than the force required for bare Cu. Fig. 4 FAB Visual Inspection per Parameter Set Deformation on FAB of supplier C wires occurred because the FAB hardness of the wire (40-70Hv) is very much less than the FAB hardness of the other Pd coated wires and that

5 Fig.7 Stitch Comparison between Wire Types Fig.5. First Bond Responses of Cu Wire vs PCC Wire At time zero, staining was done on cross sectioned first bond to determine where Pd is initially concentrated. Units were stained using a combination of buffered oxide etch (BOE) and aluminum etchant. This combination was used in order to etch copper at a controlled rate such that the Pd layer will remain. Based on secondary electron (SE) and backscatter electron (BSE) images, it can be seen that at time zero, Pd is distributed inside the ball bond. This can be seen from the bright areas of the stained samples. Fig.8. Wire Pull Readings of Cu Wire vs PCC Wire Fig.6 Bonded Ball Pd Distribution of PCC Wire Similarly, second bond responses were also studied. In the succeeding figures it can be seen that wire pull (WPT) and stitch pull (SPT) readings show that the second bond of PCC wires are significantly better than Cu wire. This means that Pd coating improves the adhesion between the wire and the leadframe. Improved adhesion means better reliability because it prevents broken wire at heel. Further discussion and SEM images to support this can be seen on the next section. Fig.9 Stitch Pull Readings of Cu Wire vs PCC Wire At time zero, it can be seen that PCC wire is more robust than bare Cu. Responses after stress are discussed in the next section Reliability Responses Full reliability testing was conducted for PCC qual builds as well as bare Cu wire. Some of the tests that the units underwent were highly accelerated stress test (HAST) which

6 evaluates reliability of the package in humid environments, unbiased HAST (uhast) which evaluates moisture resistance of the package, temperature cycling (TC) which determines the resistance of the package to high/ low temperature changes and high temperature storage life (HTSL), which tests for charge gain/ loss and metallurgical reactions. [6] Both PCC and bare Cu qual builds passed all qualification points based on automotive requirements. To determine what sets PCC apart from bare Cu, transmission electron microscope (TEM) images and EDS mapping were carried out to determine the IMC that formed after HAST 384. Analysis of the IMC reveals that PCC wire suppressed the formation of Cu-rich IMC (Cu 3Al 2). Corrosion studies were conducted to further differentiate PCC from bare Cu wire. At the time this paper was written, both PCC and bare Cu still passed extended reliability testing. Even though the units were electrically good, potential corrosion sites were observed on bare Cu units at high ppm Cl EMC that were observed. SEM images showed that PCC wire did not have any IMC cracks until ppm level of Cl was beyond automotive electronics council (AEC) standards of 20 ppm. This finding is consistent with other data presented in this paper that PCC is more robust than bare Cu. Fig. 11 SEM Images of Bare Cu and PCC IMC after HTSL 1008 using variable ppm Cl EMC, taken at 40000x magnification Fig. 10 TEM Images of Bare Cu (top) wire vs PCC wire (bottom) after HAST Pd coating on Cu wire suppressed the formation of Cu-rich IMC by forming a solid solution with Cu. This agrees with the chemical modeling study conducted by Abe and Horie [4] discussed above. The TEM images revealed lattice imperfections on Cu 3Al 2 that are potential corrosion sites. These sites can be attacked by Cl ions as well as Br, F and S found on EMC. Because Pd coating forms a solid solution with Cu, Cu 3Al 2 formation was hindered. In this manner, Pd coating increases the robustness of Cu wire. Since both PCC and bare Cu wires have passed automotive reliability requirements, corrosion simulation studies have been carried out until such time that further differentiation can be made between PCC and bare Cu Corrosion Simulation Studies 5.0 CONCLUSION Palladium coating improves both first and second bond reliability of Cu wire thereby, increasing package robustness. On the first bond, Pd coating suppressed the formation of Cu-rich IMC that can potentially be attacked by ions found in EMC. Palladium coating also improves the second bond by increasing the adhesion between the wire and leadframe. 6.0 RECOMMENDATION Palladium coated Cu wire should be tested with sensitive die technologies. Also, extended HAST should be carried out to further study how PCC would be able to withstand corrosion as compared with bare Cu wire. 7.0 ACKNOWLEDGMENT The authors would like to thank:

7 Wentao Qin and Denisse Barrientos For providing TEM Analysis for this study 8.0 REFERENCES [1] Carson, F., Copper Wire Interconnect Has Arrived, ChipScale Review, Vol 15, No. 1 (Jan-Feb 2011), pp [2] Tanaka. (2013). Copper Wire Data Sheet. [3] Clauberg, H. et al, Wire Bonding with Pd-coated Copper Wire, CMPT Symposium Japan, 2010 IEEE, Tokyo, Japan, Aug. 2010, pp [4] Abe, H. and Horei, T. Cu Wire and Pd-Cu Wire Package Reliability and Molding Compounds, IEEE, [5] Harman, G. Wire Bonding in Microelectronics. McGraw-Hill, USA, pp [6] Kittle, C. Introduction to Solid State Physics: 8 th Edition. 9.0 ABOUT THE AUTHORS Rodan A. Melanio is a Principal Engineer of ON Semiconductor New Package Development Group. He has more than 19 years extensive experience both Equipment and Copper Wirebond Engineering gained from Semiconductor and Electronics Manufacturing Firm. He is a graduate of Electronics and Communication Engineering from Mapua Institute of Technology. Regine B. Cervantes is a Package Development Engineer at ON Semiconductor. She is currently doing materials analysis with focus on new materials. She has a Bachelor of Science in Chemical Engineering from Ateneo de Davao University. She is currently obtaining her Master s Degree in Materials Science and Engineering at Mapua Institute of Technology. Sonny E Dipasupil is a Principal Engineer of ON Semiconductor New Package Development Group. He has more than 15 years of extensive experience for both Equipment and Process Engineering wherein he gains his expertise in Wirebonding. He is a graduate of Electrical Engineering from Technological University of the Philippines-Visayas.

Comparative Analyses between Bare Cu Wire and Palladium Coated Cu Wire Performance in IC Packaging Assembly

Comparative Analyses between Bare Cu Wire and Palladium Coated Cu Wire Performance in IC Packaging Assembly Comparative Analyses between Bare Cu Wire and Palladium Coated Cu Wire Performance in IC Packaging Assembly Dr. Jerome Palaganas NANOTECH Solutions, Inc. jerome@satech8.com ABSTRACT Cu wirebonding has

More information

ENGINEERING PRACTICE STUDY FINAL REPORT STUDY PROJECT September 20, 2017

ENGINEERING PRACTICE STUDY FINAL REPORT STUDY PROJECT September 20, 2017 ENGINEERING PRACTICE STUDY TITLE: Copper (Cu) wire bond test methodology development for microcircuit, hybrid and semiconductor devices FINAL REPORT STUDY PROJECT 5962-2017-002 September 20, 2017 Study

More information

MEPTEC Luncheon Presentation. Introduction of Ag Alloy Bonding Wire William (Bud) Crockett Jr.

MEPTEC Luncheon Presentation. Introduction of Ag Alloy Bonding Wire William (Bud) Crockett Jr. MEPTEC Luncheon Presentation Introduction of Ag Alloy Bonding Wire William (Bud) Crockett Jr. w-crockett@ml.tanaka.co.jp April 10, 2013 2012 Semiconductor Market Tracking Forbes 2012 Monthly rolling forecast

More information

EFFECTS OF USG CURRENT AND BONDING LOAD ON BONDING FORMATION IN QFN STACKED DIE PACKAGE. A. Jalar, S.A. Radzi and M.A.A. Hamid

EFFECTS OF USG CURRENT AND BONDING LOAD ON BONDING FORMATION IN QFN STACKED DIE PACKAGE. A. Jalar, S.A. Radzi and M.A.A. Hamid Solid State Science and Technology, Vol. 16, No 2 (2008) 65-71 EFFECTS OF USG CURRENT AND BONDING LOAD ON BONDING FORMATION IN QFN STACKED DIE PACKAGE A. Jalar, S.A. Radzi and M.A.A. Hamid School of Applied

More information

Wirebond challenges in QFN. Engineering Team - Wire bond section SPEL Semiconductor Limited

Wirebond challenges in QFN. Engineering Team - Wire bond section SPEL Semiconductor Limited Introduction: Wirebond challenges in QFN by Engineering Team - Wire bond section SPEL Semiconductor Limited The market for the portable & handheld consumer electronic goods is growing rapidly and technological

More information

Interconnection Challenge in Wire Bonding Ag alloy wire. Jensen Tsai / 蔡瀛洲, SPIL, Taiwan

Interconnection Challenge in Wire Bonding Ag alloy wire. Jensen Tsai / 蔡瀛洲, SPIL, Taiwan 1 Interconnection Challenge in Wire Bonding Ag alloy wire Jensen Tsai / 蔡瀛洲, SPIL, Taiwan 2 Content Ag Alloy Wire Type Market Ag Alloy Wire Benefits Workability and Reliability Performance IMC behavior

More information

The Future of Packaging and Cu Wire Bonding Advances. Ivy Qin

The Future of Packaging and Cu Wire Bonding Advances. Ivy Qin The Future of Packaging and Cu Wire Bonding Advances Ivy Qin Introduction Semiconductors have been around for over 70 years Packaging is playing a more and more important role, providing low cost high

More information

Stitch Bond Enhancement for X-Wire Insulated Bonding Wire

Stitch Bond Enhancement for X-Wire Insulated Bonding Wire Stitch Bond Enhancement for X-Wire Insulated Bonding Wire A Technical Collaboration Published by: Small Precision Tools www.smallprecisiontools.com and Microbonds Inc. www.microbonds.com 2007 Microbonds

More information

Wire Bond Technology The Great Debate: Ball vs. Wedge

Wire Bond Technology The Great Debate: Ball vs. Wedge Wire Bond Technology The Great Debate: Ball vs. Wedge Donald J. Beck, Applications Manager Alberto C. Perez, Hardware and Applications Engineer Palomar Technologies, Inc. 2728 Loker Avenue West Carlsbad,

More information

Challenges of Ultimate Ultra-Fine Pitch Process with Gold Wire & Copper Wire in QFN Packages

Challenges of Ultimate Ultra-Fine Pitch Process with Gold Wire & Copper Wire in QFN Packages Challenges of Ultimate Ultra-Fine Pitch Process with Gold Wire & Copper Wire in QFN Packages C.E.Tan, J.Y.Liong, Jeramie Dimatira, Jason Tan* & Lee Wee Kok** ON Semiconductor Lot 122, Senawang Industrial

More information

Chip-On-Lead Semiconductor Package with Copper Wirebonding

Chip-On-Lead Semiconductor Package with Copper Wirebonding Chip-On-Lead Semiconductor Package with Copper Wirebonding Antonio R. Sumagpang Jr., Frederick Ray I. Gomez New Product Introduction Department, Back-End Manufacturing & Technology, STMicroelectronics,

More information

Pull Force and Tail Breaking Force Optimization of the Crescent Bonding Process with Insulated Au Wire. Experimental

Pull Force and Tail Breaking Force Optimization of the Crescent Bonding Process with Insulated Au Wire. Experimental Pull Force and Tail Breaking Force Optimization of the Crescent Bonding Process with Insulated Au 1 J. Lee, 1 M. Mayer, 1 Y. Zhou and 2 J. Persic 1 Microjoining Lab, Centre of Advanced Materials Joining,

More information

By Christopher Henderson This article is a continuation of last month s article on leadframes.

By Christopher Henderson This article is a continuation of last month s article on leadframes. Leadframes Part II By Christopher Henderson This article is a continuation of last month s article on leadframes. Today, we mainly use plated leadframes. Plated leadframes can help improve adhesion of

More information

SCANNING ELECTRON MICROSCOPE (SEM) INSPECTION OF SEMICONDUCTOR DICE. ESCC Basic Specification No

SCANNING ELECTRON MICROSCOPE (SEM) INSPECTION OF SEMICONDUCTOR DICE. ESCC Basic Specification No Page 1 of 24 SCANNING ELECTRON MICROSCOPE (SEM) INSPECTION OF SEMICONDUCTOR DICE ESCC Basic Specification Issue 2 February 2014 Document Custodian: European Space Agency see https://escies.org PAGE 2 LEGAL

More information

Reliability advantages of TI flip-chip BGA packaging

Reliability advantages of TI flip-chip BGA packaging Reliability advantages of TI flip-chip BGA packaging Lee McNally Quality and Reliability Engineer Member Group Technical Staff Embedded Processing Products Texas Instruments Flip-chip ball grid array (FCBGA)

More information

SURFACE FINISH FOR ELECTRONIC PACKAGING WITH LEAD-FREE SOLDERS. Abstract

SURFACE FINISH FOR ELECTRONIC PACKAGING WITH LEAD-FREE SOLDERS. Abstract ~ ~ SURFACE FINISH FOR ELECTRONIC PACKAGING WITH LEAD-FREE SOLDERS PDF- I. V. Kadija J. A. Abys AT&T Bell Laboratories 600 Mountain Avenue Murray Hill, NJ 07974 Abstract Current trends in the preservation

More information

Failure Analysis and Corrective Action in Wire Bonding of a Range Finder ASIC

Failure Analysis and Corrective Action in Wire Bonding of a Range Finder ASIC Failure Analysis and Corrective Action in Wire Bonding of a Range Finder ASIC K. S. R. C. Murthy Society for Integrated circuit Technology and Applied Research Centre (SITAR), 1640, Doorvaninagar, Bangalore,

More information

Process Certification and Defect Recognition: Hybrids, Microcircuits and RF/MMIC Modules (3 DAYS)

Process Certification and Defect Recognition: Hybrids, Microcircuits and RF/MMIC Modules (3 DAYS) Process Certification and Defect Recognition: Hybrids, Microcircuits and RF/MMIC Modules (3 DAYS) Course Description: Most companies struggle to introduce new lines and waste countless manhours and resources

More information

A NEW TECHNIQUE TO RAPIDLY IDENTIFY LOW LEVEL GATE OXIDE LEAKAGE IN FIELD EFFECT SEMICONDUCTORS USING A SCANNING ELECTRON MICROSCOPE.

A NEW TECHNIQUE TO RAPIDLY IDENTIFY LOW LEVEL GATE OXIDE LEAKAGE IN FIELD EFFECT SEMICONDUCTORS USING A SCANNING ELECTRON MICROSCOPE. A NEW TECHNIQUE TO RAPIDLY IDENTIFY LOW LEVEL GATE OXIDE LEAKAGE IN FIELD EFFECT SEMICONDUCTORS USING A SCANNING ELECTRON MICROSCOPE. Jim Colvin Waferscale Integration Inc. 47280 Kato Rd. Fremont, CA 94538

More information

Tips for Increasing Yields when Wire Bonding Small MESA Chips TECH BRIEF

Tips for Increasing Yields when Wire Bonding Small MESA Chips TECH BRIEF Tips for Increasing Yields when Wire Bonding Small MESA Chips TECH BRIEF Abstract: lorem ipsum dolor sit amet Small MESA devices have posed a number of wire-bonding challenges, which have required advancements

More information

Introduction to Wire-Bonding

Introduction to Wire-Bonding Introduction to Wire-Bonding Wire bonding is a kind of friction welding Material are connected via friction welding Advantage: Different materials can be connected to each other widely used, e.g. in automobile

More information

23 rd ASEMEP National Technical Symposium

23 rd ASEMEP National Technical Symposium V3V3D VSS GPIO0_SA GPIO1_SA AF E_ S CLK_SA AFE_ RST_SA VSS GPI O1 _A GPI O0 _AAF E_ FR _RDYAFE_ RST AFE_SCS AFE_SCLKAFE_SDA0A F E_ S D A1 V3V3D V3V3D VSS GPI O3 MS DA MS CL GPI O2 GPI O1 GPI O0 TSDA TSCL

More information

Abstract. Key words: Insulated bonding wire, Advanced Packaging, Wire bonding

Abstract. Key words: Insulated bonding wire, Advanced Packaging, Wire bonding Robust Wirebonding of X-Wire Insulated Bonding Wire Technology Christopher Carr, Juan Munar, William Crockett, Robert Lyn Microbonds Inc. 151 Amber St. Unit 12 Markham, Ontario, Canada L3R 3B3 Tel: 905-305-0980,

More information

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology

3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology 3D TSV Micro Cu Column Chip-to-Substrate/Chip Assmbly/Packaging Technology by Seung Wook Yoon, *K. T. Kang, W. K. Choi, * H. T. Lee, Andy C. B. Yong and Pandi C. Marimuthu STATS ChipPAC LTD, 5 Yishun Street

More information

size (the programmed size of the undeformed ball).

size (the programmed size of the undeformed ball). Very Fine Pitch Wire Bonding: Re-Examining Wire, Bonding Tool, and Wire Bonder Interrelationships for Optimum Process Capability Lee Levine, Principal Engineer K&S Packaging Materials 2101 Blair Mill Road,

More information

TDDB Time Depending Dielectric Breakdown. NBTI Negative Bias Temperature Instability. Human Body Model / Machine Model

TDDB Time Depending Dielectric Breakdown. NBTI Negative Bias Temperature Instability. Human Body Model / Machine Model For integrated circuits or discrete semiconductors select Amkor-Kr to ASECL Assembly Transfer with Cu wire bonds ID Type of change No Yes AC TC SD Headings ANY A2 A3 A4 A5 A6 B1 B2 B3 C1 C2 C3 C4 C5 C6

More information

Advances in stacked-die packaging

Advances in stacked-die packaging pg.10-15-carson-art 16/6/03 4:12 pm Page 1 The stacking of die within IC packages, primarily Chip Scale Packages (CSP) Ball Grid Arrays (BGAs) has evolved rapidly over the last few years. The now standard

More information

CHAPTER 11: Testing, Assembly, and Packaging

CHAPTER 11: Testing, Assembly, and Packaging Chapter 11 1 CHAPTER 11: Testing, Assembly, and Packaging The previous chapters focus on the fabrication of devices in silicon or the frontend technology. Hundreds of chips can be built on a single wafer,

More information

QUALIFICATION PLAN PCN #: IIRA-05BPMD768. Date: Dec 18, Qualification of 132L DQFN package at ANAC assembly site. A.

QUALIFICATION PLAN PCN #: IIRA-05BPMD768. Date: Dec 18, Qualification of 132L DQFN package at ANAC assembly site. A. QUALIFICATION PLAN PCN #: IIRA-05BPMD768 Date: Dec 18, 2013 Qualification of 132L DQFN package at ANAC assembly site. Distribution Surasit P. Rangsun K A. Navarro Irina K Wichai K. Fernando C Chaweng W.

More information

Product Change Notification - GBNG-14WQIZ459

Product Change Notification - GBNG-14WQIZ459 Product Change Notification - GBNG-14WQIZ459 Date: 07 Sep 2018 Product Category: 8-bit Microcontrollers; Capacitive Touch Sensors Affected CPNs: Notification subject: CCB 3370.001 Initial Notice: Qualification

More information

DualBeam and FIB capability applied to metals research

DualBeam and FIB capability applied to metals research DualBeam and FIB capability applied to metals research The values of DualBeam for metals research The availability of Focused Ion Beam (FIB) capacity on a DualBeam has allowed many researchers to open

More information

Available online at ScienceDirect. Procedia Engineering 75 (2014 ) MRS Singapore - ICMAT Symposia Proceedings

Available online at   ScienceDirect. Procedia Engineering 75 (2014 ) MRS Singapore - ICMAT Symposia Proceedings Available online at www.sciencedirect.com ScienceDirect Procedia Engineering 7 (14 ) 134 139 MRS Singapore - ICMAT Symposia Proceedings Synthesis, Processing and Characterization III Hardness Measurement

More information

Chapter 11 Testing, Assembly, and Packaging

Chapter 11 Testing, Assembly, and Packaging Chapter 11 Testing, Assembly, and Packaging Professor Paul K. Chu Testing The finished wafer is put on a holder and aligned for testing under a microscope Each chip on the wafer is inspected by a multiple-point

More information

Diodes Incorporated. Discrete and Analog Semiconductors

Diodes Incorporated. Discrete and Analog Semiconductors www.diodes.com Diodes Incorporated for Discrete and Analog Semiconductors QPAK/PPAP 2130 Qualification Report Manufacturer No.: PCN-2130 Qualification of Alternative Copper Bond Wire, BOM Change, A/T Site

More information

Touch count improvement for Cantilever Probe cads. Coyet Uvero Don Montero Lhyne Joson Enan De la Cruz

Touch count improvement for Cantilever Probe cads. Coyet Uvero Don Montero Lhyne Joson Enan De la Cruz Touch count improvement for Cantilever Probe cads Coyet Uvero Don Montero Lhyne Joson Enan De la Cruz Introduction ON Semiconductor Philippines Inc. has its own Probeshop capable of building blade and

More information

HKPCA Journal No. 10. Wetting of Fresh and Aged Immersion Tin and Silver Surface Finishes by Sn/Ag/Cu Solder. Minna Arra Flextronics Tampere, Finland

HKPCA Journal No. 10. Wetting of Fresh and Aged Immersion Tin and Silver Surface Finishes by Sn/Ag/Cu Solder. Minna Arra Flextronics Tampere, Finland Wetting of Fresh and Aged Immersion Tin and Silver Surface Finishes by Sn/Ag/Cu Solder Minna Arra Flextronics Tampere, Finland Dongkai Shangguan & DongJi Xie Flextronics San Jose, California, USA Abstract

More information

If you have any questions concerning this change, please contact: NAME: Hank Chou PHONE:

If you have any questions concerning this change, please contact: NAME: Hank Chou   PHONE: April 17, 2015 PPCN #150003 PROCESS/ PRODUCT CHANGE NOTIFICATION This is to inform you that Micrel has qualified Silver wire bonding process for certain SOIC-8L products at STARS, Thailand. Micrel will

More information

22 nd ASEMEP National Technical Symposium

22 nd ASEMEP National Technical Symposium QUAD FLAT NO-LEAD (QFN) FINE PITCH PACKAGING DESIGN AND MANUFACTURING CHALLENGES Michael B. Tabiera Ricky B. Calustre Jefferson S. Talledo Corporate Packaging & Automation STMicroelectronics, Inc., Calamba

More information

Robustness Validation / Mission Profile Compared to AEC-Q100 Standard Qualification Flow

Robustness Validation / Mission Profile Compared to AEC-Q100 Standard Qualification Flow Robustness Validation / Mission Profile Compared to AEC-Q100 Standard Qualification Flow Jürgen Gruber Zwolle Nördlingen Stuttgart Dresden Bath Outline History of AEC-Q100 qualification procedure Why robustness

More information

Basic Functional Analysis. Sample Report Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel:

Basic Functional Analysis. Sample Report Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: Basic Functional Analysis Sample Report 3685 Richmond Road, Suite 500, Ottawa, ON K2H 5B7 Canada Tel: 613-829-0414 www.chipworks.com Basic Functional Analysis Sample Report Some of the information in this

More information

G.W. Lisk Co., Inc. Workmanship Manual DOC Rev 3

G.W. Lisk Co., Inc. Workmanship Manual DOC Rev 3 G.W. Lisk Co., Inc. Workmanship Manual DOC 09-09 Rev 3 PURPOSE: This documentation establishes the G.W. Lisk definitions, requirements, and inspection criteria for workmanship of machined parts and assemblies.

More information

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering

An Introduction to Electronics Systems Packaging. Prof. G. V. Mahesh. Department of Electronic Systems Engineering An Introduction to Electronics Systems Packaging Prof. G. V. Mahesh Department of Electronic Systems Engineering India Institute of Science, Bangalore Module No. # 02 Lecture No. # 08 Wafer Packaging Packaging

More information

INSPECTION AND REVIEW PORTFOLIO FOR 3D FUTURE

INSPECTION AND REVIEW PORTFOLIO FOR 3D FUTURE INSPECTION AND REVIEW PORTFOLIO FOR 3D FUTURE This week announced updates to four systems the 2920 Series, Puma 9850, Surfscan SP5 and edr-7110 intended for defect inspection and review of 16/14nm node

More information

University Tenaga Nasional, Kajang, Selangor, Malaysia 2

University Tenaga Nasional, Kajang, Selangor, Malaysia 2 International Journal of Electrical & Computer Sciences IJECS-IJENS Vol:10 No:06 8 Characterization of Granular Type Capillary to Wire Bond Yield for Ultra-Fine Pitch Large Quad Flat Package of Semiconductor

More information

Standoff Height Measurement of Flip Chip Assemblies by Scanning Acoustic Microscopy

Standoff Height Measurement of Flip Chip Assemblies by Scanning Acoustic Microscopy Standoff Height Measurement of Flip Chip Assemblies by Scanning Acoustic Microscopy C.W. Tang, Y.C. Chan, K.C. Hung and D.P. Webb Department of Electronic Engineering City University of Hong Kong Tat Chee

More information

B. Flip-Chip Technology

B. Flip-Chip Technology B. Flip-Chip Technology B1. Level 1. Introduction to Flip-Chip techniques B1.1 Why flip-chip? In the development of packaging of electronics the aim is to lower cost, increase the packaging density, improve

More information

Layout Analysis Floorplan

Layout Analysis Floorplan Sample Report Analysis from a Touch Screen Controller For any additional technical needs concerning semiconductor and electronics technology, please call Sales at Chipworks. 3685 Richmond Road, Suite 500,

More information

Abstract. Key words: Interconnections, wire bonding, Ball Grid Arrays, metallization

Abstract. Key words: Interconnections, wire bonding, Ball Grid Arrays, metallization Integrated Solutions to Bonding BGA Packages: Capillary, Wire, and Machine Considerations by Leroy Christie, Director Front Line Process Engineering AMKOR Electronics 1900 South Price Road, Chandler, Az

More information

IPD (Industrial & Power Discrete Group) IPC (Industrial & Power Conversion) Voltage Regulator & Vref. Quality and Reliability. Reliability Report

IPD (Industrial & Power Discrete Group) IPC (Industrial & Power Conversion) Voltage Regulator & Vref. Quality and Reliability. Reliability Report Reliability Report Qualification of a New Subcontractor for SO16 Package Package: SO16 - Amkor T.V: ULQ2003D1013TR General Information Product Line L203 Product Description Multidarlington Array P/N ULQ2003D1013TR

More information

General Rules for Bonding and Packaging

General Rules for Bonding and Packaging General Rules for Bonding and Packaging at the Else Kooi Laboratory 3 CONTENT Rules for assembly at EKL 4 Introduction to assembly 5 Rules for Saw Lane 7 Rules for Chip Size 8 Rules for Bondpads 9 Rules

More information

Failure Analysis and manufacturing related customer complaints. Presented By- Anand

Failure Analysis and manufacturing related customer complaints. Presented By- Anand Failure Analysis and manufacturing related customer complaints Presented By- Anand Date-15 Th sept 2007 What is Failure Analysis- Failure analysis is the investigation of the devices fails at customer

More information

Hermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films

Hermetic Packaging Solutions using Borosilicate Glass Thin Films. Lithoglas Hermetic Packaging Solutions using Borosilicate Glass Thin Films Hermetic Packaging Solutions using Borosilicate Glass Thin Films 1 Company Profile Company founded in 2006 ISO 9001:2008 qualified since 2011 Headquarters and Production in Dresden, Germany Production

More information

Tape Automated Bonding

Tape Automated Bonding Tape Automated Bonding Introduction TAB evolved from the minimod project begun at General Electric in 1965, and the term Tape Automated Bonding was coined by Gerard Dehaine of Honeywell Bull in 1971. The

More information

IGBT Module Manufacturing & Failure Analysis Process. Seon Kenny (IFKOR QM IPC) Sep

IGBT Module Manufacturing & Failure Analysis Process. Seon Kenny (IFKOR QM IPC) Sep IGBT Module Manufacturing & Failure Analysis Process Seon Kenny (IFKOR QM IPC) Sep-11-2018 Table of Contents 1 2 IGBT Module manufacturing process Failure Analysis process for IGBT module 2 Table of Contents

More information

LSI Logic LSI53C1030 PCI-X to Dual Channel Ultra320 SCSI Controller 0.18 µm CMOS Process

LSI Logic LSI53C1030 PCI-X to Dual Channel Ultra320 SCSI Controller 0.18 µm CMOS Process LSI Logic LSI53C13 PCI-X to Dual Channel Ultra32 SCSI Controller.18 µm CMOS Process Structural Analysis For comments, questions, or more information about this report, or for any additional technical needs

More information

Green. SOD123F (Standard) Top View. Part Number Qualification Case Packaging US1GWF-7 AEC-Q101 SOD123F (Standard) 3,000/Tape & Reel

Green. SOD123F (Standard) Top View. Part Number Qualification Case Packaging US1GWF-7 AEC-Q101 SOD123F (Standard) 3,000/Tape & Reel Green.0A SURFACE MOUNT ULTRA-FAST RECTIFIER Product Summary (@ T A = +25 C) V RRM (V) I O (A) V F Max (V) I R Max (µa) 400.25 Description The is a rectifier packaged in the SOD23F (Standard) package and

More information

23. Packaging of Electronic Equipments (2)

23. Packaging of Electronic Equipments (2) 23. Packaging of Electronic Equipments (2) 23.1 Packaging and Interconnection Techniques Introduction Electronic packaging, which for many years was only an afterthought in the design and manufacture of

More information

Semiconductor Back-Grinding

Semiconductor Back-Grinding Semiconductor Back-Grinding The silicon wafer on which the active elements are created is a thin circular disc, typically 150mm or 200mm in diameter. During diffusion and similar processes, the wafer may

More information

PRODUCT/PROCESS CHANGE NOTICE (PCN)

PRODUCT/PROCESS CHANGE NOTICE (PCN) PCN #: A1007-07 DATE: August 25, 2010 MEANS OF DISTINGUISHING CHANGED DEVICES: Product Affected: 82V2048 and 82V2058 Product Mark (built in 20 mm x 20 mm TQFP-144) Back Mark Date Code Date Effective: Contact:

More information

Choosing the Right Accelerating Voltage for SEM (An Introduction for Beginners)

Choosing the Right Accelerating Voltage for SEM (An Introduction for Beginners) Microscopy101 Choosing the Right Accelerating Voltage for SEM (An Introduction for Beginners) V.M. Dusevich*, J.H. Purk, and J.D. Eick University of Missouri Kansas City, School of Dentistry, 650 E. 25

More information

Effect of stainless steel chemical composition on brazing ability of filler metal

Effect of stainless steel chemical composition on brazing ability of filler metal IOP Conference Series: Materials Science and Engineering OPEN ACCESS Effect of stainless steel chemical composition on brazing ability of filler metal To cite this article: Yasuyuki Miyazawa et al 2014

More information

REDUCED 2ND LEVEL SOLDER JOINT LIFE TIME OF LOW-CTE MOLD COMPOUND PACKAGES

REDUCED 2ND LEVEL SOLDER JOINT LIFE TIME OF LOW-CTE MOLD COMPOUND PACKAGES REDUCED 2ND LEVEL SOLDER JOINT LIFE TIME OF LOW-CTE MOLD COMPOUND PACKAGES NOORDWIJK, THE NETHERLANDS 20-22 MAY 2014 Bart Vandevelde (1), Riet Labie (1), Lieven Degrendele (2), Maarten Cauwe (2), Johan

More information

Technical Note 1 Recommended Soldering Techniques

Technical Note 1 Recommended Soldering Techniques 1 Recommended Soldering Techniques Introduction The soldering process is the means by which electronic components are mechanically and electrically connected into the circuit assembly. Adhering to good

More information

Automotive Electronics Council Component Technical Committee

Automotive Electronics Council Component Technical Committee AEC - Q101-004 - REV- ATTACHMENT 4 AEC - Q101-004 Rev- MISCELLANEOUS TEST METHODS NOTICE AEC documents contain material that has been prepared, reviewed, and approved through the AEC Technical Committee.

More information

"Low Cost Electroless Bumping for Ultra Fine Pitch Applications in 8" and 12" Wafers"

Low Cost Electroless Bumping for Ultra Fine Pitch Applications in 8 and 12 Wafers 1 "Low Cost Electroless Bumping for Ultra Fine Pitch Applications in 8" and 12" Wafers" Elke Zakel, Thomas Oppert, Ghassem Azdasht, Thorsten Teutsch * Pac Tech Packaging Technologies GmbH Am Schlangenhorst

More information

Package Pin Out Configuration. Part Number Compliance Marking Reel Size (inch) Tape Width (mm) Quantity per Reel UMC4NQ-7 Automotive NP ,000

Package Pin Out Configuration. Part Number Compliance Marking Reel Size (inch) Tape Width (mm) Quantity per Reel UMC4NQ-7 Automotive NP ,000 YM DUAL COMPLEMENTARY PRE-BIASED TRANSISTORS Features Ultra-Small Surface Mount Package Surface Mount Package Suited for Automated Assembly Simplifies Circuit Design and Reduces Board Space Totally Lead-Free

More information

Application Bulletin 240

Application Bulletin 240 Application Bulletin 240 Design Consideration CUSTOM CAPABILITIES Standard PC board fabrication flexibility allows for various component orientations, mounting features, and interconnect schemes. The starting

More information

WB/WT/WXSC 250µm/WLSC100µm - Assembly by Wirebonding

WB/WT/WXSC 250µm/WLSC100µm - Assembly by Wirebonding General description This document describes the attachment techniques recommended by Murata* for their vertical capacitors on the customer substrates. This document is non-exhaustive. Customers with specific

More information

Appeal decision. Appeal No USA VISHAY SILICONIX INC. Tokyo, Japan. Tokyo, Japan. Tokyo, Japan

Appeal decision. Appeal No USA VISHAY SILICONIX INC. Tokyo, Japan. Tokyo, Japan. Tokyo, Japan Appeal decision Appeal No. 2012-8250 USA Appellant VISHAY SILICONIX INC. Tokyo, Japan Patent Attorney ITO, Tadashige Tokyo, Japan Patent Attorney ITO, Tadahiko Tokyo, Japan Patent Attorney ONUKI, Shinsuke

More information

SPECIFICATION FOR AC-DC POWER SUPPLY FOR DEFENCE APPLICATION

SPECIFICATION FOR AC-DC POWER SUPPLY FOR DEFENCE APPLICATION SPECIFICATION FOR AC-DC POWER SUPPLY FOR DEFENCE APPLICATION Project : DEFENCE PROJECT Document number : PS 407195 Revision : 00 Date : 12/08/2016 Classification : Controlled Copy Name: Designation Signature:

More information

QUALITY SEMICONDUCTOR, INC.

QUALITY SEMICONDUCTOR, INC. Q QUALITY SEMICONDUCTOR, INC. AN-20 Board Assembly Techniques for 0.4mm Pin Pitch Surface Mount Packages Application Note AN-20 The need for higher performance systems continues to push both silicon and

More information

Triple Beam FIB-SEM-Ar(Xe) Combined System NX2000

Triple Beam FIB-SEM-Ar(Xe) Combined System NX2000 SCIENTIFIC INSTRUMENT NEWS 2017 Vol. 8 M A R C H Technical magazine of Electron Microscope and Analytical Instruments. Technical Explanation Triple Beam FIB-SEM-Ar(Xe) Combined System NX2000 Masahiro Kiyohara

More information

Semiconductor Manufacturing and Inspection Technologies for the 0.1 µm Process Generation

Semiconductor Manufacturing and Inspection Technologies for the 0.1 µm Process Generation Hitachi Review Vol. 49 (2000), No. 4 199 Semiconductor Manufacturing and Inspection Technologies for the 0.1 µm Process Generation Takafumi Tokunaga Katsutaka Kimura Jun Nakazato Masaki Nagao, D. Eng.

More information

Product Change Notification - KSRA-08NNFY461

Product Change Notification - KSRA-08NNFY461 Product Change Notification - KSRA-08NNFY461-18 Aug 2017 - CCB 2800 Initial Not... http://www.microchip.com/mymicrochip/notificationdetails.aspx?pcn=ksra-08nnfy4... Page 1 of 2 8/25/2017 Product Change

More information

سمینار درس تئوری و تکنولوژی ساخت

سمینار درس تئوری و تکنولوژی ساخت نام خدا به 1 سمینار درس تئوری و تکنولوژی ساخت Wire Bonding استاد : جناب آقای محمدنژاد دکتر اردیبهشت 93 2 3 Content IC interconnection technologies Whats wirebonding Wire Bonding Processes Thermosonic Wirebond

More information

Lecture 7. Lithography and Pattern Transfer. Reading: Chapter 7

Lecture 7. Lithography and Pattern Transfer. Reading: Chapter 7 Lecture 7 Lithography and Pattern Transfer Reading: Chapter 7 Used for Pattern transfer into oxides, metals, semiconductors. 3 types of Photoresists (PR): Lithography and Photoresists 1.) Positive: PR

More information

EXTERNAL FEATURE: Feature on the part being delivered to a Lisk customer which is visible without disassembly.

EXTERNAL FEATURE: Feature on the part being delivered to a Lisk customer which is visible without disassembly. 1.0 Purpose: 1.1 This procedure establishes the Engineering, Manufacturing and Quality definitions, requirements, and inspection criteria for workmanship of machined parts and assemblies. This standard

More information

USING SIGNATURE IDENTIFICATION FOR RAPID AND EFFECTIVE X-RAY INSPECTION OF BALL GRID ARRAYS

USING SIGNATURE IDENTIFICATION FOR RAPID AND EFFECTIVE X-RAY INSPECTION OF BALL GRID ARRAYS USING SIGNATURE IDENTIFICATION FOR RAPID AND EFFECTIVE X-RAY INSPECTION OF BALL GRID ARRAYS Gil Zweig Glenbrook Technologies, Inc. Randolph, New Jersey USA gzweig@glenbrooktech.com ABSTRACT Although X-ray

More information

Selective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses

Selective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses Selective Soldering for Interconnection Technology Used in Enterprise Communication Apparatuses Mark Woolley, Wesley Brown, and Dr. Jae Choi Avaya Inc. 1300 W 120 th Avenue Westminster, CO 80234 Abstract:

More information

EXPERIMENT # 3: Oxidation and Etching Tuesday 2/3/98 and 2/5/98 Thursday 2/10/98 and 2/12/98

EXPERIMENT # 3: Oxidation and Etching Tuesday 2/3/98 and 2/5/98 Thursday 2/10/98 and 2/12/98 EXPERIMENT # 3: Oxidation and Etching Tuesday 2/3/98 and 2/5/98 Thursday 2/10/98 and 2/12/98 Experiment # 3: Oxidation of silicon - Oxide etching and Resist stripping Measurement of oxide thickness using

More information

MEDIA RELEASE INSTITUTE OF MICROELECTRONICS KICKS OFF COPPER WIRE BONDING CONSORTIUM II TO TACKLE COPPER INTERCONNECTS RELIABILITY ISSUES

MEDIA RELEASE INSTITUTE OF MICROELECTRONICS KICKS OFF COPPER WIRE BONDING CONSORTIUM II TO TACKLE COPPER INTERCONNECTS RELIABILITY ISSUES MEDIA RELEASE INSTITUTE OF MICROELECTRONICS KICKS OFF COPPER WIRE BONDING CONSORTIUM II TO TACKLE COPPER INTERCONNECTS RELIABILITY ISSUES 1. Singapore, 25 March, 2013 -- The Institute of Microelectronics

More information

The role of inclination angle, λ on the direction of chip flow is schematically shown in figure which visualizes that,

The role of inclination angle, λ on the direction of chip flow is schematically shown in figure which visualizes that, EXPERIMENT NO. 1 Aim: To study of Orthogonal & Oblique Cutting on a Lathe. Experimental set up.: Lathe Machine Theoretical concept: It is appears from the diagram in the following figure that while turning

More information

Characterization of Flip Chip Interconnect Failure Modes Using High Frequency Acoustic Micro Imaging With Correlative Analysis

Characterization of Flip Chip Interconnect Failure Modes Using High Frequency Acoustic Micro Imaging With Correlative Analysis Characterization of Flip Chip Interconnect Failure Modes Using High Frequency Acoustic Micro Imaging With Correlative Analysis Janet E. Semmens and Lawrence W. Kessler SONOSCAN, INC. 530 East Green Street

More information

Module 11: Photolithography. Lecture11: Photolithography - I

Module 11: Photolithography. Lecture11: Photolithography - I Module 11: Photolithography Lecture11: Photolithography - I 1 11.0 Photolithography Fundamentals We will all agree that incredible progress is happening in the filed of electronics and computers. For example,

More information

Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc.

Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc. Stack Die CSP Interconnect Challenges Flynn Carson, Glenn Narvaez, HC Choi, and DW Son ChipPAC, Inc. IEEE/CPMT Seminar Overview 4 Stacked die Chip Scale Packages (CSPs) enable more device functionality

More information

Electroless Bumping for 300mm Wafers

Electroless Bumping for 300mm Wafers Electroless Bumping for 300mm Wafers T. Oppert Internepcon 2006 Tokyo Big Sight, Japan Outline Short Company Profile Electroless Ni/Au Under Bump Metallization UBM for Copper Devices Solder Bumping: Stencil

More information

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED

Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED Analog Devices Welcomes Hittite Microwave Corporation NO CONTENT ON THE ATTACHED DOCUMENT HAS CHANGED www.analog.com www.hittite.com Report Title: Report Type: Date: Qualification Test Report See Attached

More information

Reflow soldering guidelines for surface mounted power modules

Reflow soldering guidelines for surface mounted power modules Design Note 017 Reflow soldering guidelines for surface mounted power modules Introduction Ericsson surface mounted power modules are adapted to the ever-increasing demands of high manufacturability and

More information

17SCT002 DIRECT-COUPLED HIGH-VOLTAGE (1kV) CURRENT LIMITER 17SCT002 - PRELIMINARY SPECIFICATION - REVISION JUNE 3, 2017

17SCT002 DIRECT-COUPLED HIGH-VOLTAGE (1kV) CURRENT LIMITER 17SCT002 - PRELIMINARY SPECIFICATION - REVISION JUNE 3, 2017 Maximum Voltage... 1,100 V Zero External Components HV Current Sink Enabled by Direct-Coupled LV Control HV Sink Current Limited, independent of HV Low HV Idle Current DIE (TOP VIEW) Description The 17SCT002

More information

(12) Patent Application Publication (10) Pub. No.: US 2006/ A1

(12) Patent Application Publication (10) Pub. No.: US 2006/ A1 (19) United States US 20060055032A1 (12) Patent Application Publication (10) Pub. No.: US 2006/0055032A1 Chang et al. (43) Pub. Date: Mar. 16, 2006 (54) PACKAGING WITH METAL STUDS FORMED ON SOLDER PADS

More information

New Materials and Method for Laser Trimmable NTC Thermistors

New Materials and Method for Laser Trimmable NTC Thermistors New Materials and Method for Laser Trimmable NTC Thermistors By David J. Nabatian Gene A. Perschnick Chuck Rosenwald KOARTAN EMC Technology Corporation Artek Corporation Microelectronic Interconnect Materials

More information

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538

Innovations Push Package-on-Package Into New Markets. Flynn Carson. STATS ChipPAC Inc Kato Rd Fremont, CA 94538 Innovations Push Package-on-Package Into New Markets by Flynn Carson STATS ChipPAC Inc. 47400 Kato Rd Fremont, CA 94538 Copyright 2010. Reprinted from Semiconductor International, April 2010. By choosing

More information

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.

Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-

More information

Product Data Sheet. 3M Serial Advanced Technology Attachment (SATA) Boardmount Plug, Receptacle and Cable Assemblies

Product Data Sheet. 3M Serial Advanced Technology Attachment (SATA) Boardmount Plug, Receptacle and Cable Assemblies PD-0033 Product Data Sheet 3M Serial Advanced Technology Attachment (SATA) Boardmount Plug, Receptacle and Cable Assemblies 3 Electronic Solutions Division Page: 1 of 12 Table of Contents 1.0 Scope...2

More information

Photonic device package design, assembly and encapsulation.

Photonic device package design, assembly and encapsulation. Photonic device package design, assembly and encapsulation. Abstract. A.Bos, E. Boschman Advanced Packaging Center. Duiven, The Netherlands Photonic devices like Optical transceivers, Solar cells, LED

More information

Challenges of Ultra-thin LGA Package for Fingerprint Sensors

Challenges of Ultra-thin LGA Package for Fingerprint Sensors Challenges of Ultra-thin LGA Package for Fingerprint Sensors Jensen Tsai Deputy Director, SPIL Outline Background Package Features & Challenges Challenges & Solutions Mold Clearance Low Wire Loop Height

More information

Impact of Young Modulus of Epoxy Glue to Copper Wire Bonding

Impact of Young Modulus of Epoxy Glue to Copper Wire Bonding Impact of Young Modulus of Epoxy Glue to Copper Wire Bonding Tan KG 1, Chung EL 1, Wai CM 1, Ge Dandong 2 1 Infineon Technologies (Malaysia) Sdn Bhd, Malaysia 2 Infineon Technologies Asia Pacific Pte Ltd,

More information

(12) United States Patent (10) Patent No.: US 6,770,955 B1

(12) United States Patent (10) Patent No.: US 6,770,955 B1 USOO6770955B1 (12) United States Patent (10) Patent No.: Coccioli et al. () Date of Patent: Aug. 3, 2004 (54) SHIELDED ANTENNA INA 6,265,774 B1 * 7/2001 Sholley et al.... 7/728 SEMCONDUCTOR PACKAGE 6,282,095

More information

PRODUCT / PROCESS CHANGE NOTIFICATION. 1. PCN basic data

PRODUCT / PROCESS CHANGE NOTIFICATION. 1. PCN basic data PRODUCT / PROCESS CHANGE NOTIFICATION 1. PCN basic data 1.1 Company STMicroelectronics International N.V 1.2 PCN No. ADG/17/10607 1.3 Title of PCN DPAK IGBT and IGBT+Diode Assembly Capacity Expansion -

More information

Process Change Notice #

Process Change Notice # User Registration Register today to create your account on Silabs.com. Your personalized profile allows you to receive technical document updates, new product announcements, how-to and design documents,

More information