Proceedings NASA/DoD Conference on. Evolvable Hardware
|
|
- Lawrence Bridges
- 5 years ago
- Views:
Transcription
1 Proceedings 2002 NASA/DoD Conference on Evolvable Hardware i
2 ii
3 Proceedings 2002 NASA/DoD Conference on Evolvable Hardware July 2002 Alexandria, Virginia Sponsored by National Aeronautics and Space Administration Defense Advanced Research Projects Agency Supported by Center for Integrated Space Microsystems, JPL Life Detection Science and Technology, JPL NASA Ames Information Sciences and Technology Directorate NASA Goddard Space Flight Center Hosted by NASA Goddard Space Flight Center Edited by Adrian Stoica Jason Lohn Rich Katz Didier Keymeulen Ricardo Salem Zebulum Los Alamitos, California Washington Brussels Tokyo iii
4 Copyright 2002 by The Institute of Electrical and Electronics Engineers, Inc. All rights reserved Copyright and Reprint Permissions: Abstracting is permitted with credit to the source. Libraries may photocopy beyond the limits of US copyright law, for private use of patrons, those articles in this volume that carry a code at the bottom of the first page, provided that the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA Other copying, reprint, or republication requests should be addressed to: IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 133, Piscataway, NJ The papers in this book comprise the proceedings of the meeting mentioned on the cover and title page. They reflect the authors opinions and, in the interests of timely dissemination, are published as presented and without change. Their inclusion in this publication does not necessarily constitute endorsement by the editors, the IEEE Computer Society, or the Institute of Electrical and Electronics Engineers, Inc. IEEE Computer Society Order Number PR01718 ISBN Library of Congress Number Additional copies may be ordered from: IEEE Computer Society IEEE Service Center IEEE Computer Society Customer Service Center 445 Hoes Lane Asia/Pacific Office Los Vaqueros Circle P.O. Box 1331 Watanabe Bldg., P.O. Box 3014 Piscataway, NJ Minami-Aoyama Los Alamitos, CA Tel: Minato-ku, Tokyo Tel: Fax: JAPAN Fax: Tel: customer-service@ieee.org Fax: csbooks@computer.org tokyo.ofc@computer.org Editorial production by A. Denise Williams Cover design by Peter Wang Cover art production by Joseph Daigle/Studio Productions Printed in the United States of America by The Printing House iv
5 Table of Contents 2002 NASA/DoD Conference on Evolvable Hardware Preface...viii Conference Organizers...ix Program Committee... x Group Posters...xi Invited Talks We Need Assurance... 3 B. Snow The Failure of a Small Satellite and the Loss of a Space Science Mission... 4 R. Katz Evolvable Hardware for Industrial Applications T. Higuchi Dependable Reconfigurable Computing Design Diversity and Self Repair... 5 S. Mitra and E.J. McCluskey Life, the Universe, and Everything: 4.5 Billion Years of Evolvable Hardware... 6 J.D. Rummel Physical Support for Evolution in Reconfigurable Devices... 7 P. Athanas Getting Most out of Evolutionary Approaches... 8 X. Yao and Y. Liu 1. Evolution of Digital Systems Evolvable Hardware for the Generation of Sequential Filter Circuits R. Thomson and T. Arslan The Robustness of Small Developed SBlock Circuits Using Different Clocking Schemes P. van Remortel, T. Lenaerts, and B. Manderick Evolving Robust Digital Designs M. Hartmann, P. Haddow, and F. Eskelund Self-Assembling Circuits with Autonomous Fault Handling N.J. Macias and L.J.K. Durbeck On Two New Trends in Evolvable Hardware: Employment of HDL-Based Structuring, and Design of Multi-Functional Circuits A. Stoica, D. Keymeulen, R.S. Zebulum, M.I. Ferguson, and X. Guo Gigahertz FPGAs with New Power Saving Techniques and Decoding Logic Channakeshav, K. Zhou, R. Kraft, and J.F. McDonald Evolutionary Technique to Elementary Coding of the Internal States of the State Machine I.V. Vasiltsov v
6 2. Evolution of Analog Systems Evolving Circuits in Seconds: Experiments with a Stand-Alone Board-Level Evolvable System A. Stoica, R.S. Zebulum, M.I. Ferguson, D. Keymeulen, V. Duong, and X. Guo Intrinsic Evolution of Quasi DC Solutions for Transistor Level Analog Electronic Circuits Using a CMOS FPTA Chip J. Langeheine, K. Meier, and J. Schemmel Automated Design of Analog Circuits Using Cell-Based Structure H. Shibata, S. Mori, and N. Fujii Application of the Univariate Marginal Distribution Algorithm to Analog Circuit Design L. Zinchenko, H. Mühlenbein, V. Kureichik, and T. Mahnig Chromosome Representation through Adjacency Matrix in Evolutionary Circuits Synthesis A. Mesquita, F.A. Salazar, and P.P. Canazio 3. Evolution of Controllers Automatic Synthesis Using Genetic Programming of an Improved General-Purpose Controller for Industrially Representative Plants M.A. Keane, J.R. Koza, and M.J. Streeter Towards Evolvable Analog Fuzzy Logic Controllers J.F.M. do Amaral, J.L.M. do Amaral, C.C. Santini, R. Tanscheit, M.M.R. Vellasco, M.A.C. Pacheco How to Evolve Safe Control Strategies G.W. Greenwood and X. Song 4. Real World Applications An EHW Architecture for Real-Time GPS Attitude Determination Based on Parallel Genetic Algorithm J. Xu, T. Arslan, Q. Wang, and D. Wan The Implementation of an Evolvable Hardware System for Real Time Image Registration on a System-on-Chip Platform J.R. Evans and T. Arslan Optimizing Signal Strength In-Situ Using an Evolvable Antenna System D.S. Linden Evolving Optimal Parameters for Swarm Control J. Golbeck Coevolution of Form and Function in the Design of Micro Air Vehicles M.D. Bugajska and A.C. Shultz 5. New Avenues for Evolvable Hardware Evolution in materio: Looking beyond the Silicon Box J.F. Miller and K. Downing Evolving Quantum Circuits Using Genetic Algorithm M. Lukac and M. Perkowski Evolution of Quantum Computer Algorithms from Reversible Operators A.J. Surkan and A. Khuskivadze vi
7 6. Cellular Automata High-Performance Cellular Automata Random Number Generators for Embedded Probabilistic Computing Systems B. Shackleford, M. Tanaka, R.J. Carter, and G. Snider Self-Reproduction in Asynchronous Cellular Automata C.L. Nehaniv Evolving Cellular Automata to Model Fluid Flow in Porous Media T. Yu and S. Lee 7. Embryonics and Bio-Inspired Architectures The BioWall: An Electronic Tissue for Prototyping Bio-Inspired Systems G. Tempesti, D. Mange, A. Stauffer, and C. Teuscher Implementing Asynchronous Embryonic Circuits Using AARDVArc A.H. Jackson and A.M. Tyrrell Towards Development in Evolvable Hardware T.G.W. Gordon and P.J. Bentley Circuit Morphologies and Ontogenies R.T. Edwards An Immunochip Architecture and Its Emulation A. Tarakanov and D. Dasgupta Towards an Artificial Neural Network Framework F. Schürmann, S. Hohmann, J. Schemmel, and K. Meier Reversible Evolvable Networks: A Reversible Evolvable Boolean Network Architecture and Methodology to Overcome the Heat Generation Problem in Molecular Scale Brain Building H. de Garis, J. Dinerstein, and R. Sriram "TiPo" A "Timed Pointer" Neural Net Model with Superior Evolvabilities for Implementation in a Second-Generation Brain-Building Machine BM J. Dinerstein and H. de Garis Author Index vii
Engineering of Computer-Based Systems
Proceedings Ninth Annual IEEE International Conference and Workshop on the Engineering of Computer-Based Systems 8-11 April 2002 Lund, Sweden Sponsored by IEEE Computer Society Technical Committee on Engineering
More informationProceedings. 13 th IEEE International Workshop on. Rapid System Prototyping RSP 2002
Proceedings 13 th IEEE International Workshop on Rapid System Prototyping RSP 2002 Proceedings 13 th IEEE International Workshop on Rapid System Prototyping Darmstadt, Germany July 1 3, 2002 Sponsored
More informationProceedings. 4-6 June 2003 Lake Como, Italy. Los Alamitos, California. Washington Brussels Tokyo
Proceedings Proceedings 4-6 June 2003 Lake Como, Italy Los Alamitos, California Washington Brussels Tokyo Copyright 2003 by The Institute of Electrical and Electronics Engineers, Inc. All rights reserved
More informationIntrinsic Evolution of Analog Circuits on a Programmable Analog Multiplexer Array
Intrinsic Evolution of Analog Circuits on a Programmable Analog Multiplexer Array José Franco M. Amaral 1, Jorge Luís M. Amaral 1, Cristina C. Santini 2, Marco A.C. Pacheco 2, Ricardo Tanscheit 2, and
More informationA Flexible Model of a CMOS Field Programmable Transistor Array Targeted for Hardware Evolution
A Flexible Model of a CMOS Field Programmable Transistor Array Targeted for Hardware Evolution Ricardo Salem Zebulum Adrian Stoica Didier Keymeulen Jet Propulsion Laboratory California Institute of Technology
More information2016 IEEE Global Humanitarian Technology Conference (GHTC 2016)
2016 IEEE Global Humanitarian Technology Conference (GHTC 2016) Seattle, Washington, USA 13-16 October 2016 IEEE Catalog Number: ISBN: CFP16GHT-POD 978-1-5090-2433-9 Copyright 2016 by the Institute of
More informationTransistor-Level Circuit Experiments Using Evolvable Hardware
Transistor-Level Circuit Experiments Using Evolvable Hardware A. Stoica, R.S. Zebulum, D. Keymeulen, M. I. Ferguson, T. Daud, A. Thakoor Jet Propulsion Laboratory, California Itutitute of Technology Abstract
More informationAn Evolutionary Approach to the Synthesis of Combinational Circuits
An Evolutionary Approach to the Synthesis of Combinational Circuits Cecília Reis Institute of Engineering of Porto Polytechnic Institute of Porto Rua Dr. António Bernardino de Almeida, 4200-072 Porto Portugal
More informationA Divide-and-Conquer Approach to Evolvable Hardware
A Divide-and-Conquer Approach to Evolvable Hardware Jim Torresen Department of Informatics, University of Oslo, PO Box 1080 Blindern N-0316 Oslo, Norway E-mail: jimtoer@idi.ntnu.no Abstract. Evolvable
More informationEvolvable Hardware: From On-Chip Circuit Synthesis to Evolvable Space Systems
Evolvable Hardware: From On-Chip Circuit Synthesis to Evolvable Space Systems Adrian Stoica Jet Propulsion Laboratory California Institute of Technology 4800 Oak Grove Drive Pasadena, CA 91109 818-354-2190
More informationFault-Tolerant Evolvable Hardware Using Field-Programmable Transistor Arrays
IEEE TRANSACTIONS ON RELIABILITY, VOL. 49, NO. 3, SEPTEMBER 2000 305 Fault-Tolerant Evolvable Hardware Using Field-Programmable Transistor Arrays Didier Keymeulen, Member, IEEE, Ricardo Salem Zebulum,
More informationEvolution of fault-tolerant and noise-robust digital designs
Evolution of fault-tolerant and noise-robust digital designs M. Hartmann and P.C. Haddow Abstract: Artificial evolution has been shown to generate remarkable systems of exciting novelty. It is able to
More informationIEEE and ACM International Symposium on Augmented Reality October 2001 New York, New York. Organized and Sponsored by.
Proceedings IEEE and ACM International Symposium on Augmented Reality 29-30 October 2001 New York, New York Organized and Sponsored by Siemens Corporate Research Columbia University Computer Graphics &
More informationGRACE: Generative Robust Analog Circuit Exploration
GRACE: Generative Robust Analog Circuit Exploration Michael A. Terry, Jonathan Marcus, Matthew Farrell, Varun Aggarwal, Una-May O Reilly Computer Science and Artificial Intelligence Lab (CSAIL) Massachusetts
More informationTesting: Academic & Industrial Conference Practice And Research Techniques
Proceedings Testing: Academic & Industrial Conference Practice And Research 29-31 August 2006 Windsor, United Kingdom TAIC PART Sponsors The UK Engineering and Physical Sciences Research Council (EPSRC)
More informationA Genetic Representation for Evolutionary Fault Recovery in Virtex FPGAs
A Genetic Representation for Evolutionary Fault Recovery in Virtex FPGAs Jason Lohn, Greg Larchev, and Ronald DeMara 2 Computational Sciences Division, NASA Ames Research Center, Mail Stop 269-, Moffett
More informationProceedings of. The 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT 2002)
Proceedings of The 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT 2002) Proceedings of The 2002 IEEE International Workshop on Memory Technology, Design and Testing (MTDT
More informationImplementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel
Implementing Multi-VRC Cores to Evolve Combinational Logic Circuits in Parallel Jin Wang 1, Chang Hao Piao 2, and Chong Ho Lee 1 1 Department of Information & Communication Engineering, Inha University,
More informationGate-Level Optimization of Polymorphic Circuits Using Cartesian Genetic Programming
Gate-Level Optimization of Polymorphic Circuits Using Cartesian Genetic Programming Zbysek Gajda and Lukas Sekanina Abstract Polymorphic digital circuits contain ordinary and polymorphic gates. In the
More informationCo-evolution for Communication: An EHW Approach
Journal of Universal Computer Science, vol. 13, no. 9 (2007), 1300-1308 submitted: 12/6/06, accepted: 24/10/06, appeared: 28/9/07 J.UCS Co-evolution for Communication: An EHW Approach Yasser Baleghi Damavandi,
More informationChallenging the Evolutionary Strategy for Synthesis of Analogue Computational Circuits
J. Software Engineering & Applications, 2010, 3, 1032-1039 doi:10.4236/jsea.2010.311121 Published Online vember 2010 (http://www.scirp.org/journal/jsea) Challenging the Evolutionary Strategy for Synthesis
More informationHigh Temperature Experiments for Circuit Self-Recovery
High Temperature Experiments for Circuit Self-Recovery Didier Keymeulen, Ricardo Zebulum, Vu Duong, Xin Guo *, Ian Ferguson, and Adrian Stoica Jet Propulsion Laboratory 4800 Oak Grove Drive, Pasadena,
More informationNew Genetic Operators to Facilitate Understanding of Evolved Transistor Circuits
New Genetic Operators to Facilitate Understanding of Evolved Transistor Circuits Martin Trefzer, Jörg Langeheine, Johannes Schemmel, Karlheinz Meier University of Heidelberg Kirchhoff-Institute for Physics
More informationEvolutionary Electronics
Evolutionary Electronics 1 Introduction Evolutionary Electronics (EE) is defined as the application of evolutionary techniques to the design (synthesis) of electronic circuits Evolutionary algorithm (schematic)
More information2016 3rd Conference on Power Engineering and Renewable Energy (ICPERE 2016)
2016 3rd Conference on Power Engineering and Renewable Energy (ICPERE 2016) Yogyakarta, Indonesia 29-30 November 2016 IEEE Catalog Number: ISBN: CFP1646T-POD 978-1-5090-5109-0 Copyright 2016 by the Institute
More informationA Modular Framework for the Evolution of Circuits on Configurable Transistor Array Architectures.
A Modular Framework for the Evolution of Circuits on Configurable Transistor Array Architectures. Martin Trefzer, Jörg Langeheine, Karlheinz Meier, Johannes Schemmel Ruprecht-Karls-University of Heidelberg
More informationPreface. Julian Francis Miller
Preface Julian Francis Miller This book is a tribute to Julian Francis Miller s breadth of ideas and achievements in computer science, evolutionary algorithms and genetic programming, electronics, unconventional
More informationPavement Surface Condition/Performance Assessment: Reliability and Relevancy of Procedures and Technologies
STP 1486 Pavement Surface Condition/Performance Assessment: Reliability and Relevancy of Procedures and Technologies Bouzid Choubane, editor ASTM Stock Number: STP1486 ASTM 100 Barr Harbor Drive PO Box
More informationEvolving Digital Logic Circuits on Xilinx 6000 Family FPGAs
Evolving Digital Logic Circuits on Xilinx 6000 Family FPGAs T. C. Fogarty 1, J. F. Miller 1, P. Thomson 1 1 Department of Computer Studies Napier University, 219 Colinton Road, Edinburgh t.fogarty@dcs.napier.ac.uk
More information2. Simulated Based Evolutionary Heuristic Methodology
XXVII SIM - South Symposium on Microelectronics 1 Simulation-Based Evolutionary Heuristic to Sizing Analog Integrated Circuits Lucas Compassi Severo, Alessandro Girardi {lucassevero, alessandro.girardi}@unipampa.edu.br
More informationRe-configurable Electronics Characterization Under Extreme Thermal Environment
Re-configurable Electronics Characterization Under Extreme Thermal Environment Adrian, Veronica Lacayo, Rajeshuni Ramesham, Didier Keymeulen, Ricardo Zebulum, Joe Neff *, Gary Burke, and Taher Daud Jet
More informationAnalog Electric Circuits Synthesis using a Genetic Algorithm Approach
International Journal of omputer Applications (975 8887) Analog Electric ircuits Synthesis using a Genetic Algorithm Approach Walid Mohamed Aly ollege of omputing and Information Technology Arab Academy
More informationThe Input Pattern Order Problem II: Evolution of Multiple-Output Circuits in Hardware
The Input Pattern Order Problem II: Evolution of Multiple-Output Circuits in Hardware Martin A. Trefzer, Tüze Kuyucu, Julian F. Miller and Andy M. Tyrrell Abstract It has been shown in previous work that
More informationRobotic Computing IRC Taichung, Taiwan April The First IEEE International Conference on
IRC 2017 The First IEEE International Conference on Robotic Computing Taichung, Taiwan 10-12 April 2017 Sponsored by Asia University, Taiwan Ministry of Science and Technology, Taiwan HIWIN Technologies
More informationUsing Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits
IJCSI International Journal of Computer Science Issues, Vol. 8, Issue, May 0 ISSN (Online): 694-084 www.ijcsi.org Using Genetic Algorithm in the Evolutionary Design of Sequential Logic Circuits Parisa
More informationRe-configurable Electronics Behavior Under Extreme Thermal Environment
Re-configurable Electronics Behavior Under Extreme Thermal Environment Adrian Stoica, Veronica Lacayo, Ramesham Rajeshuni, Didier Keymeulen, Ricardo Zebulum, Joe Neff *, Gary Burke, and Taher Daud Jet
More informationApplication of Evolutionary Algorithms for Multi-objective Optimization in VLSI and Embedded Systems
Application of Evolutionary Algorithms for Multi-objective Optimization in VLSI and Embedded Systems M.C. Bhuvaneswari Editor Application of Evolutionary Algorithms for Multi-objective Optimization in
More informationDesign Methods for Polymorphic Digital Circuits
Design Methods for Polymorphic Digital Circuits Lukáš Sekanina Faculty of Information Technology, Brno University of Technology Božetěchova 2, 612 66 Brno, Czech Republic sekanina@fit.vutbr.cz Abstract.
More informationADVANCED POWER ELECTRONICS CONVERTERS
ADVANCED POWER ELECTRONICS CONVERTERS IEEE Press 445 Hoes Lane Piscataway, NJ 08854 IEEE Press Editorial Board Tariq Samad, Editor in Chief George W. Arnold Mary Lanzerotti Linda Shafer Dmitry Goldgof
More informationReplacing Fuzzy Systems with Neural Networks
Replacing Fuzzy Systems with Neural Networks Tiantian Xie, Hao Yu, and Bogdan Wilamowski Auburn University, Alabama, USA, tzx@auburn.edu, hzy@auburn.edu, wilam@ieee.org Abstract. In this paper, a neural
More informationPart I. Principles of evolvable hardware. Outline. Evolvable Hardware: Tutorial. Evolutionary vs conventional design: Example: A computing device
Evolvable Hardware: Tutorial Lukáš Sekanina Faculty of Information Technology Brno University of Technology Brno, Czech Republic http://www.fit.vutbr.cz/~sekanina sekanina@fit.vutbr.cz GECCO 2007 London,
More informationIEEE REBOOTING COMPUTING WEEK. Patron & Exhibitor Opportunities DISCOVERY, REINVENTION, APPLICATION November 2017 Washington, D.C.
IEEE FUTURE DIRECTIONS EVENT Isaac Newton is reported to have said in 1676: "If I have seen further, it is by standing on the shoulders of giants." IEEE offers you another such opportunity in 2017. IEEE
More informationNASA s X2000 Program - an Institutional Approach to Enabling Smaller Spacecraft
NASA s X2000 Program - an Institutional Approach to Enabling Smaller Spacecraft Dr. Leslie J. Deutsch and Chris Salvo Advanced Flight Systems Program Jet Propulsion Laboratory California Institute of Technology
More informationAEROSPACE AND DEFENSE
AEROSPACE AND DEFENSE Analog Devices provides solutions from antenna to bits to enable today s mission-critical platforms. We offer the industry s broadest portfolio of components and high performance
More informationEHW Architecture for Design of FIR Filters for Adaptive Noise Cancellation
IJCSNS International Journal of Computer Science and Network Security, VOL.9 No.1, January 2009 41 EHW Architecture for Design of FIR Filters for Adaptive Noise Cancellation Uma Rajaram, Raja Paul Perinbam,
More informationOn Evolution of Relatively Large Combinational Logic Circuits
On Evolution of Relatively Large Combinational Logic Circuits E. Stomeo 1, T. Kalganova 1, C. Lambert 1, N. Lipnitsakya 2, Y. Yatskevich 2 Brunel University UK 1, Belarusian State University 2 emanuele.stomeo@brunel.ac.uk
More informationVisvesvaraya Technological University, Belagavi
Time Table for M.TECH. Examinations, June / July 2017 M. TECH. 2010 Scheme 2011 Scheme 2012 Scheme 2014 Scheme 2016 Scheme [CBCS] Semester I II III I II III I II III I II IV I II Time Date, Day 14/06/2017,
More informationIntrinsic Evolution of Digital-to-Analog Converters Using a CMOS FPTA Chip
Intrinsic Evolution of Digital-to-Analog Converters Using a CMOS FTA Chip Jörg Langeheine, Karlheinz Meier, Johannes Schemmel, Martin Trefzer Kirchhoff Institute for hysics, University of Heidelberg, IF
More informationCourse Outcome of M.Tech (VLSI Design)
Course Outcome of M.Tech (VLSI Design) PVL108: Device Physics and Technology The students are able to: 1. Understand the basic physics of semiconductor devices and the basics theory of PN junction. 2.
More informationUsing a Hardware Simulation within a Genetic Algorithm to Evolve Robotic Controllers
, October 19-21, 2011, San Francisco, USA Using a Hardware Simulation within a Genetic Algorithm to Evolve Robotic Controllers M. Beckerleg, J. Collins Abstract This paper uses a novel method of implementing
More informationChallenges of evolvable hardware: past, present and the path to a promising future
Genet Program Evolvable Mach (2011) 12:183 215 DOI 10.1007/s10710-011-9141-6 Challenges of evolvable hardware: past, present and the path to a promising future Pauline C. Haddow Andy M. Tyrrell Received:
More informationFundamentals of Global Positioning System Receivers
Fundamentals of Global Positioning System Receivers A Software Approach SECOND EDITION JAMES BAO-YEN TSUI A JOHN WILEY & SONS, INC., PUBLICATION Fundamentals of Global Positioning System Receivers Fundamentals
More informationAutonomous and Autonomic Systems: With Applications to NASA Intelligent Spacecraft Operations and Exploration Systems
Walt Truszkowski, Harold L. Hallock, Christopher Rouff, Jay Karlin, James Rash, Mike Hinchey, and Roy Sterritt Autonomous and Autonomic Systems: With Applications to NASA Intelligent Spacecraft Operations
More informationNeuromazes: 3-Dimensional Spiketrain Processors
Neuromazes: 3-Dimensional Spiketrain Processors ANDRZEJ BULLER, MICHAL JOACHIMCZAK, JUAN LIU & ADAM STEFANSKI 2 Human Information Science Laboratories Advanced Telecommunications Research Institute International
More informationAN EFFICIENT APPROACH TO MINIMIZE POWER AND AREA IN CARRY SELECT ADDER USING BINARY TO EXCESS ONE CONVERTER
AN EFFICIENT APPROACH TO MINIMIZE POWER AND AREA IN CARRY SELECT ADDER USING BINARY TO EXCESS ONE CONVERTER K. RAMAMOORTHY 1 T. CHELLADURAI 2 V. MANIKANDAN 3 1 Department of Electronics and Communication
More informationOn the Evolution of Analog Electronic Circuits Using Building Blocks on a CMOS FPTA
On the Evolution of nalog Electronic Circuits Using Building Blocks on a CMOS FT Jörg Langeheine, Martin Trefzer, Daniel Brüderle, Karlheinz Meier, Johannes Schemmel University of Heidelberg, Kirchhoff-Institute
More informationSupporting VHDL Design for Air-Conditioning Controller Using Evolutionary Computation
Proceedings of the 7th World Congress The International Federation of Automatic Control Seoul, Korea, July 6-, Supporting VHDL Design for Air-Conditioning Controller Using Evolutionary Computation Kazuyuki
More informationEvolutionary Synthesis of Fractional Capacitor Using Simulated Annealing Method
252 J. SLEZÁK, T. GÖTTHANS, J. DŘÍNOVSKÝ, EVOLUTIONARY SYNTHESIS OF FRACTIONAL CAPACITOR USING... Evolutionary Synthesis of Fractional Capacitor Using Simulated Annealing Method Josef SLEZÁK, Tomáš GÖTTHANS,
More informationA Genetic Algorithm-Based Controller for Decentralized Multi-Agent Robotic Systems
A Genetic Algorithm-Based Controller for Decentralized Multi-Agent Robotic Systems Arvin Agah Bio-Robotics Division Mechanical Engineering Laboratory, AIST-MITI 1-2 Namiki, Tsukuba 305, JAPAN agah@melcy.mel.go.jp
More informationComputational Intelligence for Network Structure Analytics
Computational Intelligence for Network Structure Analytics Maoguo Gong Qing Cai Lijia Ma Shanfeng Wang Yu Lei Computational Intelligence for Network Structure Analytics 123 Maoguo Gong Xidian University
More informationVol. 5, No. 6 June 2014 ISSN Journal of Emerging Trends in Computing and Information Sciences CIS Journal. All rights reserved.
Optimal Synthesis of Finite State Machines with Universal Gates using Evolutionary Algorithm 1 Noor Ullah, 2 Khawaja M.Yahya, 3 Irfan Ahmed 1, 2, 3 Department of Electrical Engineering University of Engineering
More informationIntelligent Systems Group Department of Electronics. An Evolvable, Field-Programmable Full Custom Analogue Transistor Array (FPTA)
Department of Electronics n Evolvable, Field-Programmable Full Custom nalogue Transistor rray (FPT) Outline What`s Behind nalog? Evolution Substrate custom made configurable transistor array (FPT) Ways
More informationThe Hardware Evolution Based on New ne-tcga Algorithm
The Hardware Evolution Based on New ne-tcga Algorithm Jianwei Mi, Xiaoli Fang, and Libin Fan Abstract Aiming at typical shortcomings including large memory occupation of GA(Genetic Algorithm) in evolvable
More informationEECS150 - Digital Design Lecture 28 Course Wrap Up. Recap 1
EECS150 - Digital Design Lecture 28 Course Wrap Up Dec. 5, 2013 Prof. Ronald Fearing Electrical Engineering and Computer Sciences University of California, Berkeley (slides courtesy of Prof. John Wawrzynek)
More informationComputer Automation in Manufacturing
Computer Automation in Manufacturing Computer Automation in Manufacturing An introduction Thomas O. Boucher Department of Industrial Engineering Rutgers University Piscataway NJ USA SPRINGER-SCIENCE+BUSINESS
More informationConstrained and Unconstrained evolution of LCR low-pass filters with oscillating length representation
2006 IEEE Congress on Evolutionary Computation Sheraton Vancouver Wall Centre Hotel, Vancouver, BC, Canada July 16-21, 2006 Constrained and Unconstrained evolution of LCR low-pass filters with oscillating
More informationDesign and simulation of a QCA 2 to 1 multiplexer
Design and simulation of a QCA 2 to 1 multiplexer V. MARDIRIS, Ch. MIZAS, L. FRAGIDIS and V. CHATZIS Information Management Department Technological Educational Institute of Kavala GR-65404 Kavala GREECE
More informationAIRCRAFT CONTROL AND SIMULATION
AIRCRAFT CONTROL AND SIMULATION AIRCRAFT CONTROL AND SIMULATION Third Edition Dynamics, Controls Design, and Autonomous Systems BRIAN L. STEVENS FRANK L. LEWIS ERIC N. JOHNSON Cover image: Space Shuttle
More information2015 IEEE High Power Diode Lasers and Systems Conference (HPD 2015)
2015 IEEE High Power Diode Lasers and Systems Conference (HPD 2015) Coventry, United Kingdom 14-15 October 2015 IEEE Catalog Number: ISBN: CFP1571I-POD 978-1-4673-9179-5 Copyright 2015 by the Institute
More informationGenNet, 20 Neurons, 150 Clock Ticks 1.2. Output Signal 0.8. Target Output Time
TiPo A d Pointer Neural Net Model with Superior Evolvabilities for Implementation in a Second-Generation Brain-Building Machine BM2 Jonathan Dinerstein Sorenson Media, Inc. jon@sorenson.com (435) 792-37
More informationJournal Title ISSN 5. MIS QUARTERLY BRIEFINGS IN BIOINFORMATICS
List of Journals with impact factors Date retrieved: 1 August 2009 Journal Title ISSN Impact Factor 5-Year Impact Factor 1. ACM SURVEYS 0360-0300 9.920 14.672 2. VLDB JOURNAL 1066-8888 6.800 9.164 3. IEEE
More informationEvolutionary Optimization of Yagi-Uda Antennas
Evolutionary Optimization of Yagi-Uda Antennas Jason D. Lohn 1, William F. Kraus 1, Derek S. Linden 2,and Silvano P. Colombano 1 1 Computational Sciences Division, NASA Ames Research Center, Mail Stop
More informationCopyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, May This material is posted here
Copyright 2007 Year IEEE. Reprinted from ISCAS 2007 International Symposium on Circuits and Systems, 27-30 May 2007. This material is posted here with permission of the IEEE. Such permission of the IEEE
More informationDYNAMICALLY RECONFIGURABLE SOFTWARE DEFINED RADIO FOR GNSS APPLICATIONS
DYNAMICALLY RECONFIGURABLE SOFTWARE DEFINED RADIO FOR GNSS APPLICATIONS Alison K. Brown (NAVSYS Corporation, Colorado Springs, Colorado, USA, abrown@navsys.com); Nigel Thompson (NAVSYS Corporation, Colorado
More informationVersion 3 June 25, 1996 for Handbook of Evolutionary Computation. Future Work and Practical Applications of Genetic Programming
1 Version 3 June 25, 1996 for Handbook of Evolutionary Computation. Future Work and Practical Applications of Genetic Programming John R. Koza Computer Science Department Stanford University 258 Gates
More informationDevelopment of an Intelligent Agent based Manufacturing System
Development of an Intelligent Agent based Manufacturing System Hong-Seok Park 1 and Ngoc-Hien Tran 2 1 School of Mechanical and Automotive Engineering, University of Ulsan, Ulsan 680-749, South Korea 2
More informationCYCLIC GENETIC ALGORITHMS FOR EVOLVING MULTI-LOOP CONTROL PROGRAMS
CYCLIC GENETIC ALGORITHMS FOR EVOLVING MULTI-LOOP CONTROL PROGRAMS GARY B. PARKER, CONNECTICUT COLLEGE, USA, parker@conncoll.edu IVO I. PARASHKEVOV, CONNECTICUT COLLEGE, USA, iipar@conncoll.edu H. JOSEPH
More informationHydro Mechanics & Water Resources Engineering. Water. Management PTPG IV - Semester. PTPG IV - Semester Pre stressed Concrete
Date and Day Pre stressed UNIVERSITY COLLEGE OF ENGINEERING (Autonomous) OSMANIA UNIVERSITY M. E. (Civil) ( & ) and IV-Semester () Main Examination September 2012 EXAMINATION TIME TABLE Structural Prestressed
More informationSTIMULATIVE MECHANISM FOR CREATIVE THINKING
STIMULATIVE MECHANISM FOR CREATIVE THINKING Chang, Ming-Luen¹ and Lee, Ji-Hyun 2 ¹Graduate School of Computational Design, National Yunlin University of Science and Technology, Taiwan, R.O.C., g9434703@yuntech.edu.tw
More informationJager UAVs to Locate GPS Interference
JIFX 16-1 2-6 November 2015 Camp Roberts, CA Jager UAVs to Locate GPS Interference Stanford GPS Research Laboratory and the Stanford Intelligent Systems Lab Principal Investigator: Sherman Lo, PhD Area
More informationREFLECTARRAY ANTENNAS
REFLECTARRAY ANTENNAS IEEE Press 445 Hoes Lane Piscataway, NJ 08854 IEEE Press Editorial Board Mohamed E. El-Hawary, Editor in Chief R. Abari T. G. Croda R. J. Herrick S. Basu S. Farshchi S. V. Kartalopoulos
More informationEasily Testable Image Operators: The Class of Circuits Where Evolution Beats Engineers
Easily Testable Image Operators: The Class of Circuits Where Evolution Beats Engineers Lukáš Sekanina and Richard Růžička Faculty of Information Technology, Brno University of Technology Božetěchova 2,
More informationRCRA Waste Management:
RCRA Waste Management: Planning, Implementation, and Assessment of Sampling Activities Prepared by Committee D-34 on Waste Management William M. Cosgrove, Michael P. Neill, and Katharine H. Hastie, Editors
More informationEnhancing Embodied Evolution with Punctuated Anytime Learning
Enhancing Embodied Evolution with Punctuated Anytime Learning Gary B. Parker, Member IEEE, and Gregory E. Fedynyshyn Abstract This paper discusses a new implementation of embodied evolution that uses the
More informationOnline Evolution for Cooperative Behavior in Group Robot Systems
282 International Dong-Wook Journal of Lee, Control, Sang-Wook Automation, Seo, and Systems, Kwee-Bo vol. Sim 6, no. 2, pp. 282-287, April 2008 Online Evolution for Cooperative Behavior in Group Robot
More informationEvolving and Analysing Useful Redundant Logic
Evolving and Analysing Useful Redundant Logic Asbjoern Djupdal and Pauline C. Haddow CRAB Lab Department of Computer and Information Science Norwegian University of Science and Technology {djupdal,pauline}@idi.ntnu.no
More informationResearch Statement. Sorin Cotofana
Research Statement Sorin Cotofana Over the years I ve been involved in computer engineering topics varying from computer aided design to computer architecture, logic design, and implementation. In the
More informationHardware Implementation of BCH Error-Correcting Codes on a FPGA
Hardware Implementation of BCH Error-Correcting Codes on a FPGA Laurenţiu Mihai Ionescu Constantin Anton Ion Tutănescu University of Piteşti University of Piteşti University of Piteşti Alin Mazăre University
More informationIncremental evolution of a signal classification hardware architecture for prosthetic hand control
International Journal of Knowledge-based and Intelligent Engineering Systems 12 (2008) 187 199 187 IOS Press Incremental evolution of a signal classification hardware architecture for prosthetic hand control
More informationExecutive Summary. Chapter 1. Overview of Control
Chapter 1 Executive Summary Rapid advances in computing, communications, and sensing technology offer unprecedented opportunities for the field of control to expand its contributions to the economic and
More informationThe FPAA Realization of Analog Robust Electronic Circuit
The FPAA Realization of Analog Robust Electronic Circuit György Györök Regional Education and Innovation Center Budapest Tech Budai út 45, H-8000 Székesfehérvár Hungary Email: gyorok.gyorgy@bmf.roik.hu
More informationEvolution of Sensor Suites for Complex Environments
Evolution of Sensor Suites for Complex Environments Annie S. Wu, Ayse S. Yilmaz, and John C. Sciortino, Jr. Abstract We present a genetic algorithm (GA) based decision tool for the design and configuration
More informationApplication of Automation Technology in Fatigue and Fracture Testing and Analysis 6th Volume
McKeighan Braun Helping our world work better www.astm.org ASTM International ISBN: 978-0-8031-7587-7 Stock #: STP1571 Application of Automation Technology in Fatigue and Fracture Testing and Analysis:
More informationBy Marek Perkowski ECE Seminar, Friday January 26, 2001
By Marek Perkowski ECE Seminar, Friday January 26, 2001 Why people build Humanoid Robots? Challenge - it is difficult Money - Hollywood, Brooks Fame -?? Everybody? To build future gods - De Garis Forthcoming
More informationHyperNEAT-GGP: A HyperNEAT-based Atari General Game Player. Matthew Hausknecht, Piyush Khandelwal, Risto Miikkulainen, Peter Stone
-GGP: A -based Atari General Game Player Matthew Hausknecht, Piyush Khandelwal, Risto Miikkulainen, Peter Stone Motivation Create a General Video Game Playing agent which learns from visual representations
More informationGPU Computing for Cognitive Robotics
GPU Computing for Cognitive Robotics Martin Peniak, Davide Marocco, Angelo Cangelosi GPU Technology Conference, San Jose, California, 25 March, 2014 Acknowledgements This study was financed by: EU Integrating
More informationSTM RH-ASIC capability
STM RH-ASIC capability JAXA 24 th MicroElectronic Workshop 13 th 14 th October 2011 Prepared by STM Crolles and AeroSpace Unit Deep Sub Micron (DSM) is strategic for Europe Strategic importance of European
More information2016 IEEE 10th International Conference on Self-Adaptive and Self-Organizing Systems (SASO 2016)
2016 IEEE 10th International Conference on Self-Adaptive and Self-Organizing Systems (SASO 2016) Augsburg, Germany 12 16 September 2016 IEEE Catalog Number: ISBN: CFP16SAO-POD 978-1-5090-3535-9 Copyright
More informationDynamically Reconfigurable Sensor Electronics Concept, Architecture, First Measurement Results, and Perspective
Institute of Integrated Sensor Systems Dept. of Electrical Engineering and Information Technology Dynamically Reconfigurable Sensor Electronics Concept, Architecture, First Measurement Results, and Perspective
More informationCausality, Correlation and Artificial Intelligence for Rational Decision Making
Causality, Correlation and Artificial Intelligence for Rational Decision Making This page intentionally left blank Causality, Correlation and Artificial Intelligence for Rational Decision Making Tshilidzi
More information