Agilent HSMP-381x, 481x Surface Mount RF PIN Low Distortion Attenuator Diodes Data Sheet

Size: px

Start display at page:

Download "Agilent HSMP-381x, 481x Surface Mount RF PIN Low Distortion Attenuator Diodes Data Sheet"

Dwight Morton
5 years ago
Views:

1 Agilent HSMP-81x, 481x Surface Mount RF PIN Low istortion Attenuator iodes ata Sheet escription/applications The HSMP-81x series is specifically designed for low distortion attenuator applications. The HSMP-481x products feature ultra low parasitic inductance in the SOT-2 and SOT-2 packages. They are specifically designed for use at frequencies which are much higher than the upper limit for conventional diodes. A SPI model is not available for PIN diodes as SPI does not provide for a key PIN diode characteristic, carrier lifetime. Package Lead ode Identification, SOT-2 (Top View) SINGL #0 OMMON ANO # UAL ATHO SRIS #2 OMMON ATHO #4 Features iodes Optimized for: Low istortion Attenuating Microwave Frequency Operation Surface Mount Packages Single and ual Versions Tape and Reel Options Available Low Failure in Time (FIT) Rate [1] Lead-free Option Available Note: 1. For more information see the Surface Mount PIN Reliability ata Sheet. Package Lead ode Identification, SOT-2 (Top View) SINGL SRIS 4810 OMMON ANO OMMON ATHO F UAL ATHO 481

2 2 Absolute Maximum Ratings [1] T = +25 Symbol Parameter Unit SOT-2 SOT-2 I f Forward urrent (1 µs Pulse) Amp 1 1 P IV Peak Inverse Voltage V Same as V R Same as V R T j Junction Temperature T stg Storage Temperature -65 to to 150 θ jc Thermal Resistance [2] /W Notes: 1. Operation in excess of any one of these conditions may result in permanent damage to the device. 2. T = +25, where T is defined to be the temperature at the package pins where contact is made to the circuit board. lectrical Specifications T = +25 (ach iode) onventional iodes Minimum Maximum Maximum Minimum Maximum Part Package reakdown Total Total High Low Number Marking Lead Voltage Resistance apacitance Resistance Resistance HSMP- ode ode onfiguration V R (V) R T (Ω) T (pf) R H (Ω) R L (Ω) [1] 0 Single [1] 2 Series 81 [1] ommon Anode [1] 4 ommon athode 81 0 [2] Single 8 [2] Series 81 [2] ommon Anode 81F 4 [2] F ommon athode Test onditions V R = V R I F = 100 ma V R = 50 V I R = 0.01 ma I F = 20 ma Measure f = 100 MHz f = 1 MHz f = 100 MHz f= 100 MHz I R 10 µa High Frequency (Low Inductance, 500 MHz GHz) PIN iodes Minimum Maximum Typical Maximum Typical Part Package reakdown Series Total Total Total Number Marking Lead Voltage Resistance apacitance apacitance Inductance HSMP- ode ode onfiguration V R (V) R S (Ω) T (pf) T (pf) L T (nh) 4810 [1] ual athode [2] ual athode Test onditions V R = V R I F = 100 ma V R = 50 V V R = 50 V f = 500 MHz Measure f = 1 MHz f = 1 MHz GHz I R 10 µa V R = 0 V Notes: 1. Package marking code is white. 2. Package laser marked.

3 Typical Parameters at T = 25 Part Number Series Resistance arrier Lifetime Reverse Recovery Time Total apacitance HSMP- R S (Ω) τ (ns) T rr (ns) T (pf) 81x V Test onditions I F = 1 ma I F = 50 ma V R = 10 V f = 1 MHz f = 100 MHz I R = 250 ma I F = 20 ma 90% Recovery Typical Parameters at T = 25 (unless otherwise noted), Single iode TOTAL APAITAN (pf) MHz 0 MHz frequency>100 MHz RVRS VOLTAG (V) Figure 1. RF apacitance vs. Reverse ias. RF RSISTAN (OHMS) T A = +85 T A = +25 T A = I F FORWAR IAS URRNT (ma) Figure 2. RF Resistance vs. Forward ias urrent. INPUT INTRPT POINT (dm) 120 iode Mounted as a 110 Series Attenuator in a 50 Ohm Microstrip 100 and Tested at 12 MHz IO RF RSISTAN (OHMS) Figure. 2nd Harmonic Input Intercept Point vs. iode RF Resistance. I F FORWAR URRNT (ma) V F FORWAR VOLTAG (ma) Figure 4. Forward urrent vs. Forward Voltage. Typical Applications for Multiple iode Products INPUT VARIAL IAS FIX IAS VOLTAG RF IN/OUT Figure 5. Four iode π Attenuator. See Application Note 1048 for etails.

4 4 Typical Applications for HSMP-481x Low Inductance Series Microstrip Series onnection for HSMP-481x Series In order to take full advantage of the low inductance of the HSMP-481x series when using them in series applications, both lead 1 and lead 2 should be connected together, as shown in Figure 7. HSMP-481x Figure 6. Internal onnections. Figure 7. ircuit Layout. Microstrip Shunt onnections for HSMP-481x Series In Figure 8, the center conductor of the microstrip line is interrupted and leads 1 and 2 of the HSMP-481x series diode are placed across the resulting gap. This forces the 1.5 nh lead inductance of leads 1 and 2 to appear as part of a low pass filter, reducing the shunt parasitic inductance and increasing the maximum available attenuation. The 0. nhof shunt inductance external to the diode is created by the via holes, and is a good estimate for 0.02" thick material. 50 OHM MIROSTRIP LINS PA ONNT TO GROUN Y TWO VIA HOLS Figure 8. ircuit Layout. 1.5 nh 1.5 nh R j R j I b pf 0. nh 0. nh Figure 9. quivalent ircuit.

5 5 Typical Applications for HSMP-481x Low Inductance Series (continued) o-planar Waveguide Shunt onnection for HSMP-481x Series o-planar waveguide, with ground on the top side of the printed circuit board, is shown in Figure 10. Since it eliminates the need for via holes to ground, it offers lower shunt parasitic inductance and higher maximum attenuation when compared to a microstrip circuit. Figure 10. ircuit Layout. o-planar Waveguide Groundplane enter onductor Groundplane R j 0. pf 0.75 nh Figure 11. quivalent ircuit. quivalent ircuit Model HSMS-81x hip* R s R j 2.5 Ω j R T = R j T = P + j R j = 80 Ω I 0.9 I = Forward ias urrent in ma 0.18 pf* * Measured at -20 V *See AN1124 for package models.

6 6 Assembly Information SOT-2 P Footprint A recommended P pad layout for the miniature SOT-2 (S-70) package is shown in Figure 12 (dimensions are in inches). This layout provides ample allowance for package placement by automated assembly equipment without adding parasitics that could impair the performance imensions in inches Figure 12. Recommended P Pad Layout for Agilent s S70 L/SOT-2 Products. SOT-2 P Footprint SMT Assembly Reliable assembly of surface mount components is a complex process that involves many material, process, and equipment factors, including: method of heating (e.g., IR or vapor phase reflow, wave soldering, etc.) circuit board material, conductor thickness and pattern, type of solder alloy, and the thermal conductivity and thermal mass of components. omponents with a low mass, such as the SOT-2/-2 package, will reach solder reflow temperatures faster than those with a greater mass. Agilent s diodes have been qualified to the time-temperature profile shown in Figure 14. This profile is representative of an IR reflow type of surface mount assembly process. After ramping up from room temperature, the circuit board with components attached to it (held in place with solder paste) passes through one or more preheat zones. The preheat zones increase the temperature of the board and components to prevent thermal shock and begin evaporating solvents from the solder paste. The reflow zone briefly elevates the temperature sufficiently to produce a reflow of the solder. The rates of change of temperature for the ramp-up and cooldown zones are chosen to be low enough to not cause deformation of the board or damage to components due to thermal shock. The maximum temperature in the reflow zone (TMAX) should not exceed 25. These parameters are typical for a surface mount assembly process for Agilent diodes. As a general guideline, the circuit board and components should be exposed only to the minimum temperatures and times necessary to achieve a uniform reflow of solder T MAX imensions in inches mm Figure 1. Recommended P Pad Layout for Agilent s SOT-2 Products. TMPRATUR ( ) Preheat Zone Reflow Zone ool own Zone TIM (seconds) Figure 14. Surface Mount Assembly Profile.

7 7 Package imensions Outline SOT-2 (S-70) e1 Outline 2 (SOT-2) e2 e1 XXX 1 e L XXX 1 e L A1 Notes: XXX-package marking rawings are not to scale A SYMOL A A1 1 e e1 L IMNSIONS (mm) MIN. MAX typical 1.0 typical typical A1 Notes: XXX-package marking rawings are not to scale A SYMOL A A1 1 e e1 e2 L IMNSIONS (mm) MIN MAX Package haracteristics Lead Material... opper (SOT-2); Alloy 42 (SOT-2) Lead Finish... Tin-Lead 85-15% (Non lead-free option) or Tin 100% (Lead-free option) Maximum Soldering Temperature for 5 seconds Minimum Lead Strength... 2 pounds pull Typical Package Inductance... 2 nh Typical Package apacitance pf (opposite leads) Ordering Information Specify part number followed by option. For example: HSMP - 81x - XXX ulk or Tape and Reel Option Part Number; x = Lead ode Surface Mount PIN Option escriptions -LK = ulk, 100 pcs. per antistatic bag -TR1 = Tape and Reel, 000 devices per 7" reel -TR2 = Tape and Reel, 10,000 devices per 1" reel Tape and Reeling conforms to lectronic Industries RS-481, Taping of Surface Mounted omponents for Automated Placement. For lead-free option, the part number will have the character "G" at the end, eg. -TR2G for a 10K pc lead-free reel.

8 8 evice Orientation For Outlines SOT-2/2 RL TOP VIW 4 mm N VIW ARRIR TAP 8 mm A A A A USR F IRTION OVR TAP Note: "A" represents package marking code. "" represents date code. Tape imensions and Product Orientation For Outline SOT-2 P P 2 P 0 F W t1 1 9 MAX Ko 8 MAX 1.5 MAX A 0 0 AVITY PRFORATION SRIPTION SYMOL SIZ (mm) SIZ (INHS) LNGTH WITH PTH PITH OTTOM HOL IAMTR IAMTR PITH POSITION A 0 0 K 0 P 1 P 0.15 ± ± ± ± ± ± ± ± ± ± ± ± ± ARRIR TAP WITH THIKNSS W t ± ± ISTAN TWN NTRLIN AVITY TO PRFORATION (WITH IRTION) AVITY TO PRFORATION (LNGTH IRTION) F P 2.50 ± ± ± ± 0.002

9 Tape imensions and Product Orientation For Outline SOT-2 P P 2 P 0 F W t 1 (ARRIR TAP THIKNSS) 1 T t (OVR TAP THIKNSS) An K 0 An A 0 0 AVITY PRFORATION ARRIR TAP OVR TAP ISTAN ANGL SRIPTION SYMOL SIZ (mm) SIZ (INHS) LNGTH WITH PTH PITH OTTOM HOL IAMTR IAMTR PITH POSITION WITH THIKNSS WITH TAP THIKNSS AVITY TO PRFORATION (WITH IRTION) AVITY TO PRFORATION (LNGTH IRTION) A 0 0 K 0 P 1 P 0 P ± ± ± ± ± ± ± 0.10 W 8.00 ± 0.0 t ± ± 0.10 T t ± F.50 ± ± 0.05 FOR SOT-2 (S70- LA) An 8 MAX FOR SOT-6 (S70-6 LA) 10 MAX ± ± ± ± ± ± ± ± ± ± ± ± ± For product information and a complete list of distributors, please go to our web site. For technical assistance call: Americas/anada: +1 (800) or (916) urope: +49 (0) hina: Hong Kong: (+65) India, Australia, New Zealand: (+65) Japan: (+81 ) (omestic/International), or (omestic Only) Korea: (65) Singapore, Malaysia, Vietnam, Thailand, Philippines, Indonesia: (65) Taiwan: (65) ata subject to change. opyright 2005 Agilent Technologies, Inc. Obsoletes N May 11, N

HSMP-381x, 481x Surface Mount RF PIN Low Distortion Attenuator Diodes

HSMP-381x, 481x Surface Mount RF PIN Low Distortion Attenuator Diodes HSMP-81x, 481x Surface Mount RF PIN Low istortion Attenuator iodes ata Sheet escription/applications The HSMP-81x series is specifically designed for low distortion attenuator applications. The HSMP-481x