Bi-directional brain computer interface with brain implantable Arm-based SoCs Joseph Fernando Principal architect
|
|
- Martha Marshall
- 5 years ago
- Views:
Transcription
1 Bi-directional brain computer interface with brain implantable Arm-based SoCs Joseph Fernando Principal architect Arm Tech Symposia 2017
2 Agenda The needs Improve quality of life through Electroceuticals The play of Analog Front Ends (AFEs) Neural signal recording Neural signal stimulation The play of mix mode/digital processing Arm Cortex-M4, AI, ML Call to action 2
3 Our nervous system 3
4 The needs Neuro degenerative Injury 4
5 Addressing the needs Revolutionize the treatment of stroke, spinal cord injury and other neurological conditions by developing the principles of closed-loop, coadaptive, ethically-grounded bi- directional braincomputer interfaces (BBCIs) that enable the body to heal, feel, and move again. 5 5
6 Move over pharmaceuticals, now electroceuticals NeuroSoc Neural Compute Neural Signal Recording Neural Signal Stimulation Wireless Telemetry Wireless Power Rx Wireless Telemetry External Mobile Device Wireless Power Rx 6
7 Challenges 7
8 Neural signal recording
9 Calibration and weighted sum Our recording architecture M U X Shared CM Artifact Suppression Shared Charge Sampling OTA Shared 8-Bit SAR Delta-Encoding loop 64x16b Interleaved Channels DM Artifact Template Shared 8-bit CDAC + 64 Channel x8b Register + 9
10 AGG DAC ADC Our recording architecture Saturation DM Supression Off DM Supression On (a) (b) Artefact suppression x
11 Comparatives work Work UC Berkeley JSSC 15 [2] Univ. of Michigan JSSC 16 [3] National Chiao Tung Univ. JSSC 14 [4] IMEC ESSCIRC 16 [5] THIS WORK Technology 65nm CMOS 0.18μm CMOS 0.18μm CMOS 0.13μm CMOS 65nm CMOS Supply Voltage 0.5V 0.5V, 1V 1.8V 1.2V, 1.8V 0.5V, 2.5V DM Artifact Suppression None LMS on Input DAC None None CM Artifact Suppression None None None None Template Subtrac-tion on Input DAC Switched-Cap. Offset Correction Multiplexing N/A N/A ADC Shank Interconnect Full Signal Chain # of Ch Ch. Area 0.025mm mm 2 N/A 0.12mm mm 2 Ch. Power 2.3μW 330nW 56.7μW 3μW 2.98μW IRN/NEF 1.2μV rms / μV rms / μV rms / μV rms / μV rms / 2.21 CMRR/PSRR 88dB / 67dB N/A N/A N/A 76dB / 82dB Bandwidth 1Hz - 500Hz 1Hz - 2kHz 0.1Hz - 0.7kHz 0.5Hz 8kHz 1Hz 1kHz 11 Pk-Pk Range 100mV pk-pk N/A N/A N/A 110mV pk-pk Crosstalk -85 db N/A N/A -63dB -92dB ADC Type 15b RO-Based Amplifier Only Full Probe DC coupled to Electrode 10b Range Adapting SAR 10b Delta-Modulated SAR 10b SAR 8b SAR + Delta Encoding (14b)
12 Neural signal stimulation
13 Conventional Approach Pulse Width Pulse Amplitude V DD Phase Interval I stim I stim I stim Electrode Reliable high-voltage interfacing circuits with low-voltage devices. Deliver constant current to a widerange of electrode impedances. 13
14 Proposed front-end solution RELIABLE 2-PHASE BALANCING STIMULUS DELIVERY HVDD +I STIM I STIM I E,A HVDD +I STIM I STIM I E,A HVDD +I STIM I STIM I E,A HVDD V E,A ( ΔV) E ACTIVE + TISSUE I STIM E RETURN V E,R (DC) V E,A (DC) E ACTIVE + TISSUE I STIM E RETURN V E,R ( ΔV) V E,A (DC) E ACTIVE E RETURN + TISSUE I STIM V E,R ( ΔV) Z E V d,sat Z E Z E V E,R = V d,sat COMPLIANCE = ±(HVDD V d,sat ) Deliver balancing current in two phases: 1 st phase Z E discharged by I STIM while E ACTIVE held at low DC voltage Once V E,A = V E,R, 2 nd phase activated HVDD used to supply remaining balancing stimulus 14
15 ΔV ΔV H-Bridge states for biphasic pulse delivery V DVS,A = 0V V DVS,R = 0V V DVS,A = 0V 0V HVA V E,A Z E V E,R 0V HVA + V d,sat +I STIM I STIM +I STIM I STIM I STIM 1 HVA I STIM Z E ΔV V DVS,R + HVA V MAX 2 PCD R in SUPPLY Feedback +I STIM PCD R in TRACK Feedback V DVS,A = 0V 0V Z E V E,R HVA ΔV V DVS,R = V E,R + HVA + 3 0V 0V + V d,sat V CMP +I STIM I STIM V DVS,A = V E,A V DVS,R = 0V +I STIM I STIM V DVS,A V MAX V DVS,R = 0V +I STIM I STIM V DVS,A = 0V V DVS,R = V E,R + CLOSE FOR FORCED DISCHARGE HVA V E,A Z E + 0V HVA PCD A in TRACK Feedback 6 PCD A in SUPPLY Feedback x HVA I STIM Z E + + V d,sat HVA + V d,sat 5 PCD R in TRACK Feedback HVA I STIM + Z E ΔV + V IDAC + HVA V CMP 4 Stim architecture appeared in [6] E. Pepin et al, BioCAS
16 Stimulator comparison table System [X] T. BioCAS 13 [X] JSSC 15 [X] JSSC 14 This Work Stimulus Regulation Biphasic Current (Constant or Arbitrary) Biphasic Constant Current Biphasic Constant Current Biphasic Constant Current Front-End Topology Ground-Return Differential H-Bridge H-Bridge Process 65nm CMOS (TSMC LP) 65nm CMOS (TSMC LP) 0.18μm CMOS (TSMC) 65nm CMOS (TSMC GP) Devices Used / Voltage Compliance 1.2V, 2.5V / 2.4V 1.2V, 2.5V / 6V 1.8V, 3.3V / 9V 1V, 2.5V / 10V to 11V* Electrode Invariant R YES, C YES R?**, C YES R YES, C NO** R YES, C YES Charge-Balancing Technique Digital Calibration Electrode Shorting w/ Off-Chip Series Blocking Cap N.A. Electrode Shorting w/ Off-Chip Series Blocking Cap MAX I STIM / IDAC LSB 50μA / 3μA 450μA*** / 7μA 30μA / 30μA 2mA / 10μA***** Electrode Pads / Stimulators 513 / / 2 2 / 1 2 / 1 Stimulator Active Area mm 2 /stimulator 0.385mm mm 2 /stimulator In-Vivo Evaluation None None * 10V at 2mA stimulus, 11V at 50μA stimulus **Not Demonstrated ***Demonstrated up to 150μA ****Could be 8; language/figures are vague *****50μA minimum 0.6mm 2 2mm 2 Rat (Acute, Closed-Loop seizure Suppression) Rat (Acute, Evoked Motor Response) 16
17 Neural signal processing
18 Neural Signal Processing 32 channels Storage 8channels FIR IIR Hilbert transforms Band-pass filters Spike detection Power spectrum density Level Detectors Neural Signal Recording Channel Selection Rectification & Filtering Feature Extraction Configuration and Record Timer FPGA Control Logic Classifiers Machine Learning 18 Arm Cortex-M4
19 Electroceuticals implants Continued R&D Channel Weights State Arm Cortex-M4 Neural Recording DSP Compute Per cycle configuration and instructions Configuration Brain State Adaptive Control Machine Learning NeuroSOC II Embedded ML Second tapeout Neural-IO. Implement NIO and a nearfinal version of the processor 19 Design initial processing architecture with the right mix of accelerators and FPGA functionality on Arm Cortex-M4 Tapeout Neural-IO. Implement prototype board with NIO and HUB processor
20 Get involved
21 Partnerships BBCI Semiconductors Neuroethics Computational Neuroscience Wireless Apps Medical Devices Patient Therapy Consumer Electronics 21
22 For further information Center for Sensorimotor Neural Engineering
23 Thank You! Danke! Merci! 谢谢! ありがとう! Gracias! Kiitos! 감사합니다 धन यव द 23
24 The Arm trademarks featured in this presentation are registered trademarks or trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners. 24
Bi-directional brain. with brain implantable. computer interface. Arm-based SoCs. Joseph Fernando Principal architect, Arm. Arm Tech Symposia 2017
Bi-directional brain computer interface with brain implantable Arm-based SoCs Joseph Fernando Principal architect, Arm Arm Tech Symposia 2017 Agenda The Needs Improve quality of life through Electroceuticals
More informationEE M255, BME M260, NS M206:
EE M255, BME M260, NS M206: NeuroEngineering Lecture Set 6: Neural Recording Prof. Dejan Markovic Agenda Neural Recording EE Model System Components Wireless Tx 6.2 Neural Recording Electrodes sense action
More informationA Low Power Analog Front End Capable of Monitoring Knee Movements to Detect Injury
A Low Power Analog Front End Capable of Monitoring Knee Movements to Detect Injury Garren Boggs, Hua Chen, Sridhar Sivapurapu ECE 6414 Final Presentation Outline Motivation System Overview Analog Front
More informationLow-Power Communications and Neural Spike Sorting
CASPER Workshop 2010 Low-Power Communications and Neural Spike Sorting CASPER Tools in Front-to-Back DSP ASIC Development Henry Chen henryic@ee.ucla.edu August, 2010 Introduction Parallel Data Architectures
More informationA 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC
A 9.35-ENOB, 14.8 fj/conv.-step Fully- Passive Noise-Shaping SAR ADC Zhijie Chen, Masaya Miyahara, Akira Matsuzawa Tokyo Institute of Technology Symposia on VLSI Technology and Circuits Outline Background
More informationA Dynamically Reconfigurable ECG Analog Front-End with a 2.5 Data-Dependent Power Reduction
A Dynamically Reconfigurable ECG Analog Front-End with a 2.5 Data-Dependent Power Reduction Somok Mondal 1, Chung-Lun Hsu 1, Roozbeh Jafari 2, Drew Hall 1 1 University of California, San Diego 2 Texas
More informationEffects of Intensity and Position Modulation On Switched Electrode Electronics Beam Position Monitor Systems at Jefferson Lab*
JLAB-ACT--9 Effects of Intensity and Position Modulation On Switched Electrode Electronics Beam Position Monitor Systems at Jefferson Lab* Tom Powers Thomas Jefferson National Accelerator Facility Newport
More informationWorkshop ESSCIRC. Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC. 17. September 2010.
Workshop ESSCIRC Low-Power Data Acquisition System For Very Small Signals At Low Frequencies With12-Bit- SAR-ADC 17. September 2010 Christof Dohmen Outline System Overview Analog-Front-End Chopper-Amplifier
More informationAn Analog Front-End and ADC Integrated Circuit for Implantable Force and Orientation Measurements in Joint Prosthesis
An Analog Front-End and ADC Integrated Circuit for Implantable Force and Orientation Measurements in Joint Prosthesis Steve Tanner 1, Shafqat Ali 1, Mirjana Banjevic 1, Arash Arami 2, Kamiar Aminian 2,
More informationAn implantable electrical stimulator for phrenic nerve stimulation
J. Biomedical Science and Engineering, 2012, 5, 141-145 JBiSE http://dx.doi.org/10.4236/jbise.2012.53018 Published Online March 2012 (http://www.scirp.org/journal/jbise/) An implantable electrical stimulator
More informationTowards an ADC for the Liquid Argon Electronics Upgrade
1 Towards an ADC for the Liquid Argon Electronics Upgrade Gustaaf Brooijmans Upgrade Workshop, November 10, 2009 2 Current LAr FEB Existing FEB (radiation tolerant for LHC, but slhc?) Limits L1 latency
More informationDigitizing the Analog World: Challenges and Opportunities
Digitizing the Analog World: Challenges and Opportunities April 5, 2010 Boris Murmann murmann@stanford.edu Murmann Mixed-Signal Group Murmann Mixed-Signal Group 2 Research Overview Biomolecule detection
More informationULTRA-LOW POWER PLATFORMS FOR HUMAN ENHANCEMENT
ULTRA-LOW POWER PLATFORMS FOR HUMAN ENHANCEMENT Energy-Efficient Systems Symposium Berkeley, November 2011 Jan M. Rabaey Donald O. Pederson Distinguished Prof. University of California at Berkeley Scientific
More informationAD9772A - Functional Block Diagram
F FEATURES single 3.0 V to 3.6 V supply 14-Bit DAC Resolution 160 MPS Input Data Rate 67.5 MHz Reconstruction Passband @ 160 MPS 74 dbc FDR @ 25 MHz 2 Interpolation Filter with High- or Low-Pass Response
More informationAn 8-Channel General-Purpose Analog Front- End for Biopotential Signal Measurement
An 8-Channel General-Purpose Analog Front- End for Biopotential Signal Measurement Group 4: Jinming Hu, Xue Yang, Zengweijie Chen, Hang Yang (auditing) 1. System Specifications & Structure 2. Chopper Low-Noise
More informationPackage Architecture and Component Design for an Implanted Neural Stimulator with Closed Loop Control. Caroline K. Bjune
Package Architecture and Component Design for an Implanted Neural Stimulator with Closed Loop Control Caroline K. Bjune There is this enormous mystery waiting to be unlocked, and the Brain Initiative will
More informationFront-End electronics developments for CALICE W-Si calorimeter
Front-End electronics developments for CALICE W-Si calorimeter J. Fleury, C. de La Taille, G. Martin-Chassard G. Bohner, J. Lecoq, S. Manen IN2P3/LAL Orsay & LPC Clermont http::/www.lal.in2p3.fr/technique/se/flc
More informationLow Power Communication Circuits for WSN
Low Power Communication Circuits for WSN Nate Pletcher, Prof. Jan Rabaey, (B. Otis, Y.H. Chee, S. Gambini, D. Guermandi) Berkeley Wireless Research Center Towards A Micropower Integrated Node power management
More informationAn 8-Channel General-Purpose Analog Front-End for Biopotential Signal Measurement
An 8-Channel General-Purpose Analog Front-End for Biopotential Signal Measurement Xue Yang, Jinming Hu, Zengweijie Chen, Hang Yang Abstract This paper presents system level specifications of an 8 channel
More informationBenchmarking ULP Microcontroller
Benchmarking ULP Microcontroller Does that make sense? Frank Riemenschneider, Embedded World 2018 1 The Nerd magazine for embedded developers provides technical content only Unique: Editorial stuff technicans
More informationA CMOS Analog Front-End for Driving a High-Speed SAR ADC in Low-Power Ultrasound Imaging Systems
A CMOS Analog Front-End for Driving a High-Speed SAR ADC in Low-Power Ultrasound Imaging Systems Taehoon Kim, Han Yang, Sangmin Shin, Hyongmin Lee and Suhwan Kim Electrical and Computer Engineering and
More informationA NEURAL RECORDING FRONT END FOR MULTI-CHANNEL WIRELESS IMPLANTABLE APPLICATIONS
A NEURAL RECORDING FRONT END FOR MULTI-CHANNEL WIRELESS IMPLANTABLE APPLICATIONS By Haitao Li A THESIS Submitted to Michigan State University in partial fulfillment of the requirements for the degree of
More informationA 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier
A 12-bit Interpolated Pipeline ADC using Body Voltage Controlled Amplifier Hyunui Lee, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology, Japan Outline Background Body voltage controlled
More informationA DRY ELECTRODE LOW POWER CMOS EEG ACQUISITION SOC FOR SEIZURE DETECTION
A DRY ELECTRODE LOW POWER CMOS EEG ACQUISITION SOC FOR SEIZURE DETECTION TEAM 6: MATTHIEU DURBEC, VALENTIN BERANGER, KARIM ELOUELDRHIRI ECE 6414 SPRING 2017 OUTLINE Project motivation Design overview Body-Electrode
More informationWorking with ADCs, OAs and the MSP430
Working with ADCs, OAs and the MSP430 Bonnie Baker HPA Senior Applications Engineer Texas Instruments 2006 Texas Instruments Inc, Slide 1 Agenda An Overview of the MSP430 Data Acquisition System SAR Converters
More informationHigh resolution measurements The differential approach
Electrical characterisation of nanoscale samples & biochemical interfaces: methods and electronic instrumentation High resolution measurements The differential approach Giorgio Ferrari Dipartimento di
More informationMicropower, Single-Supply, Rail-to-Rail, Precision Instrumentation Amplifiers MAX4194 MAX4197
General Description The is a variable-gain precision instrumentation amplifier that combines Rail-to-Rail single-supply operation, outstanding precision specifications, and a high gain bandwidth. This
More informationEE105 Fall 2015 Microelectronic Devices and Circuits Multi-Stage Amplifiers. Prof. Ming C. Wu 511 Sutardja Dai Hall (SDH)
EE105 Fall 2015 Microelectronic Devices and Circuits Multi-Stage Amplifiers Prof. Ming C. Wu wu@eecs.berkeley.edu 511 Sutardja Dai Hall (SDH) Differential & Common Mode Signals Why Differential? Differential
More informationConcepts to be Reviewed
Introductory Medical Device Prototyping Analog Circuits Part 3 Operational Amplifiers, http://saliterman.umn.edu/ Department of Biomedical Engineering, University of Minnesota Concepts to be Reviewed Operational
More informationA 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors
LETTER IEICE Electronics Express, Vol.14, No.2, 1 12 A 19-bit column-parallel folding-integration/cyclic cascaded ADC with a pre-charging technique for CMOS image sensors Tongxi Wang a), Min-Woong Seo
More informationComplete Self-Test. Plug-in Module Self-Test
Power-On Self-Test Each time the instrument is powered on, a small set of self-tests are performed. These tests check that the minimum set of logic and measurement hardware are functioning properly. Any
More informationA Current-Measurement Front-End with 160dB Dynamic Range and 7ppm INL
A Current-Measurement Front-End with 160dB Dynamic Range and 7ppm INL Chung-Lun Hsu and Drew A. Hall University of California, San Diego, La Jolla, CA, USA International Solid-State Circuits Conference
More informationAVAILABILITY OF DIGITAL RADIO HISTORY PRESENT - FUTURE
JUNE 21st AVAILABILITY OF DIGITAL RADIO HISTORY PRESENT - FUTURE Thomas Glassenhart Customer Services Manager ABOUT JATO WHO WE ARE AND WHAT WE DO The leading global supplier of automotive intelligence
More informationNI PXI-4461 Specifications
NI PXI-446 Specifications Analog Input Input Characteristics This document lists specifications for the NI PXI-446 Dynamic Signal Acquisition (DSA) device. These specifications are typical at 5 C unless
More informationBiomechatronic Systems
Biomechatronic Systems Unit 4: Control Mehdi Delrobaei Spring 2018 Open-Loop, Closed-Loop, Feed-Forward Control Open-Loop - Walking with closed eyes - Changing sitting position Feed-Forward - Visual balance
More informationBiomechatronic Systems
Biomechatronic Systems Unit 4: Control Mehdi Delrobaei Spring 2018 Open-Loop, Closed-Loop, Feed-Forward Control Open-Loop - Walking with closed eyes - Changing sitting position Feed-Forward - Visual balance
More informationLM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13700 series consists of two current controlled transconductance amplifiers, each with
More informationHIGH-SPEED low-resolution analog-to-digital converters
244 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 64, NO. 3, MARCH 2017 A 0.95-mW 6-b 700-MS/s Single-Channel Loop-Unrolled SAR ADC in 40-nm CMOS Long Chen, Student Member, IEEE, Kareem
More informationV or 64-channel Scanning ADC. APPLICATIONS. The V213 is a single-width, C-size, register-based, VXIbus
The V213 is a single-width, V213 32 or 64-channel Scanning ADC C-size, register-based, VXIbus module that can digitize as many as 64 analog voltage channels. The resulting digital data is stored in a block
More informationDeveloper Techniques Sessions
1 Developer Techniques Sessions Physical Measurements and Signal Processing Control Systems Logging and Networking 2 Abstract This session covers the technologies and configuration of a physical measurement
More informationA stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder
A stability-improved single-opamp third-order ΣΔ modulator by using a fully-passive noise-shaping SAR ADC and passive adder Zhijie Chen, Masaya Miyahara, and Akira Matsuzawa Tokyo Institute of Technology,
More informationAnalysis and Design of 180 nm CMOS Transmitter for a New SBCD Transponder SoC
WCAS2016 Analysis and Design of 180 nm CMOS Transmitter for a New SBCD Transponder SoC Andrade, N.; Toledo, P.; Cordova, D.; Negreiros, M.; Dornelas, H.; Timbó, R.; Schmidt, A.; Klimach, H.; Frabris, E.
More informationIntroduction to Analog Interfacing. ECE/CS 5780/6780: Embedded System Design. Various Op Amps. Ideal Op Amps
Introduction to Analog Interfacing ECE/CS 5780/6780: Embedded System Design Scott R. Little Lecture 19: Operational Amplifiers Most embedded systems include components that measure and/or control real-world
More informationMicropower Precision CMOS Operational Amplifier AD8500
Micropower Precision CMOS Operational Amplifier AD85 FEATURES Supply current: μa maximum Offset voltage: mv maximum Single-supply or dual-supply operation Rail-to-rail input and output No phase reversal
More informationPresented by: V.Lakshana Regd. No.: Information Technology CET, Bhubaneswar
BRAIN COMPUTER INTERFACE Presented by: V.Lakshana Regd. No.: 0601106040 Information Technology CET, Bhubaneswar Brain Computer Interface from fiction to reality... In the futuristic vision of the Wachowski
More informationDesign and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing
Design and Implementation of Current-Mode Multiplier/Divider Circuits in Analog Processing N.Rajini MTech Student A.Akhila Assistant Professor Nihar HoD Abstract This project presents two original implementations
More informationPulse-Based Ultra-Wideband Transmitters for Digital Communication
Pulse-Based Ultra-Wideband Transmitters for Digital Communication Ph.D. Thesis Defense David Wentzloff Thesis Committee: Prof. Anantha Chandrakasan (Advisor) Prof. Joel Dawson Prof. Charles Sodini Ultra-Wideband
More informationVHDL IMPLEMENTATION OF NEURAL RECORDING SYSTEM WITH UWB TELEMETRY
VHDL IMPLEMENTATION OF NEURAL RECORDING SYSTEM WITH UWB TELEMETRY VIJAYAKUMAR.P, Mrs. ANANTHA LAKSHMI.A.V Abstract Wireless transmission plays a key role in the field of clinical neuroscience to transmit
More informationAD864/AD8642/AD8643 TABLE OF CONTENTS Specifications... 3 Electrical Characteristics... 3 Absolute Maximum Ratings... 5 ESD Caution... 5 Typical Perfo
FEATURES Low supply current: 25 µa max Very low input bias current: pa max Low offset voltage: 75 µv max Single-supply operation: 5 V to 26 V Dual-supply operation: ±2.5 V to ±3 V Rail-to-rail output Unity-gain
More informationIntegrated 16-Channel Neural Recording Circuit with SPI Interface and Error Correction Code in 130Nm CMOS Technology
Integrated 16-Channel Neural Recording Circuit with SPI Interface and Error Correction Code in 130Nm CMOS Technology Andreas Bahr, Lait Abu Saleh, Dietmar Schroeder and Wolfgang Krautschneider Institute
More informationAN4995 Application note
Application note Using an electromyogram technique to detect muscle activity Sylvain Colliard-Piraud Introduction Electromyography (EMG) is a medical technique to evaluate and record the electrical activity
More informationReconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface
SPECIFICATIONS PXIe-5645 Reconfigurable 6 GHz Vector Signal Transceiver with I/Q Interface Contents Definitions...2 Conditions... 3 Frequency...4 Frequency Settling Time... 4 Internal Frequency Reference...
More informationLM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13700 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13700 series consists of two current controlled transconductance amplifiers, each with
More informationLow-Power Pipelined ADC Design for Wireless LANs
Low-Power Pipelined ADC Design for Wireless LANs J. Arias, D. Bisbal, J. San Pablo, L. Quintanilla, L. Enriquez, J. Vicente, J. Barbolla Dept. de Electricidad y Electrónica, E.T.S.I. de Telecomunicación,
More informationMOS (PTY) LTD. E Single Channel PIR Signal Processor. Applications. General Description. Features. Digital Sensor Assembly with E931.
General Description The integrated circuit is designed for interfacing Passive Infra Red (PIR) sensors with micro-controllers or processors. A single wire Data Out, Clock In (DOCI) interface is provided
More informationLINEAR IC APPLICATIONS
1 B.Tech III Year I Semester (R09) Regular & Supplementary Examinations December/January 2013/14 1 (a) Why is R e in an emitter-coupled differential amplifier replaced by a constant current source? (b)
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements
More informationINTERFACE ELECTRONICS FOR PERIPHERAL NERVE RECORDING AND SIGNAL PROCESSING KANOKWAN LIMNUSON. Submitted in partial fulfillment of the requirements
INTERFACE ELECTRONICS FOR PERIPHERAL NERVE RECORDING AND SIGNAL PROCESSING By KANOKWAN LIMNUSON Submitted in partial fulfillment of the requirements For the degree of Master of Science Thesis Advisor:
More informationLow Power, Rail-to-Rail Output, Precision JFET Amplifiers AD8641/AD8642/AD8643
Data Sheet Low Power, Rail-to-Rail Output, Precision JFET Amplifiers AD864/AD8642/AD8643 FEATURES Low supply current: 25 μa max Very low input bias current: pa max Low offset voltage: 75 μv max Single-supply
More informationThe Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects
The Practical Limitations of S Parameter Measurements and the Impact on Time- Domain Simulations of High Speed Interconnects Dennis Poulin Anritsu Company Slide 1 Outline PSU Signal Integrity Symposium
More informationA 35 fj 10b 160 MS/s Pipelined- SAR ADC with Decoupled Flip- Around MDAC and Self- Embedded Offset Cancellation
Y. Zu, C.- H. Chan, S.- W. Sin, S.- P. U, R.P. Martins, F. Maloberti: "A 35 fj 10b 160 MS/s Pipelined-SAR ADC with Decoupled Flip-Around MDAC and Self- Embedded Offset Cancellation"; IEEE Asian Solid-
More informationD f ref. Low V dd (~ 1.8V) f in = D f ref
A 5.3 GHz Programmable Divider for HiPerLAN in 0.25µm CMOS N. Krishnapura 1 & P. Kinget 2 Lucent Technologies, Bell Laboratories, USA. 1 Currently at Columbia University, New York, NY, 10027, USA. 2 Currently
More informationSF229 Low Power PIR Circuit IC For security applications
Low Power PIR Circuit IC For security applications Preliminary datasheet DESCRIPTION The SF229 is a low power CMOS mixed signal ASIC designed for battery powered security applications that are either hard
More informationA 130nm CMOS Evaluation Digitizer Chip for Silicon Strips readout at the ILC
A 130nm CMOS Evaluation Digitizer Chip for Silicon Strips readout at the ILC Jean-Francois Genat Thanh Hung Pham on behalf of W. Da Silva 1, J. David 1, M. Dhellot 1, D. Fougeron 2, R. Hermel 2, J-F. Huppert
More informationSiNANO-NEREID Workshop:
SiNANO-NEREID Workshop: Towards a new NanoElectronics Roadmap for Europe Leuven, September 11 th, 2017 WP3/Task 3.2 Connectivity RF and mmw Design Outline Connectivity, what connectivity? High data rates
More informationANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL ACQUISITION SYSTEM USING 180nm CMOS TECHNOLOGY
International Journal of Electronics and Communication Engineering (IJECE) ISSN 2278-9901 Vol. 2, Issue 4, Sep 2013, 67-74 IASET ANALYSIS AND DESIGN OF HIGH CMRR INSTRUMENTATION AMPLIFIER FOR ECG SIGNAL
More informationFront-End and Readout Electronics for Silicon Trackers at the ILC
2005 International Linear Collider Workshop - Stanford, U.S.A. Front-End and Readout Electronics for Silicon Trackers at the ILC M. Dhellot, J-F. Genat, H. Lebbolo, T-H. Pham, and A. Savoy Navarro LPNHE
More informationDIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS
DIGITAL FILTERING OF MULTIPLE ANALOG CHANNELS Item Type text; Proceedings Authors Hicks, William T. Publisher International Foundation for Telemetering Journal International Telemetering Conference Proceedings
More informationLM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers
LM13600 Dual Operational Transconductance Amplifiers with Linearizing Diodes and Buffers General Description The LM13600 series consists of two current controlled transconductance amplifiers each with
More informationBio-Impedance Spectroscopy (BIS) Measurement System for Wearable Devices
Bio-Impedance Spectroscopy (BIS) Measurement System for Wearable Devices Bassem Ibrahim*, Drew A. Hall, Roozbeh Jafari* * Embedded Signal Processing (ESP) Lab, Texas A&M University, TX, USA BioSensors
More informationAnalog front-end electronics in beam instrumentation
Analog front-end electronics in beam instrumentation Basic instrumentation structure Silicon state of art Sampling state of art Instrumentation trend Comments and example on BPM Future Beam Position Instrumentation
More information26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone
26.8: A 1.9GHz Single-Chip CMOS PHS Cellphone William W. Si, Srenik Mehta, Hirad Samavati, Manolis Terrovitis, Michael Mack, KeithOnodera, SteveJen, Susan Luschas, Justin Hwang, SuniMendis, DavidSu, BruceWooley
More information915-MHz FSK/OOK Wireless Neural Recording SoC With 64 Mixed-Signal FIR Filters
2478 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 48, NO. 10, OCTOBER 2013 915-MHz FSK/OOK Wireless Neural Recording SoC With 64 Mixed-Signal FIR Filters Karim Abdelhalim, Student Member, IEEE, Larysa Kokarovtseva,
More informationNational Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer
National Instruments Flex II ADC Technology The Flexible Resolution Technology inside the NI PXI-5922 Digitizer Kaustubh Wagle and Niels Knudsen National Instruments, Austin, TX Abstract Single-bit delta-sigma
More informationValue Units -0.3 to +4.0 V -50 to
Designed for Short-Range Wireless Data Communications Supports 2.4-19.2 kbps Encoded Data Transmissions 3 V, Low Current Operation plus Sleep Mode Ready to Use OEM Module The DR3100 transceiver module
More informationWirelessly Powered Sensor Transponder for UHF RFID
Wirelessly Powered Sensor Transponder for UHF RFID In: Proceedings of Transducers & Eurosensors 07 Conference. Lyon, France, June 10 14, 2007, pp. 73 76. 2007 IEEE. Reprinted with permission from the publisher.
More informationLinear Technology Chronicle
Linear Technology Chronicle High Performance Analog Solutions from Linear Technology Vol. 13 No. 5 Industrial Process Control LT1790-2.5 LTC2054 REMOTE THERMOCOUPLE CH0 CH1 CH7 CH8 CH15 COM REF 16-CHANNEL
More informationISSN:
1391 DESIGN OF 9 BIT SAR ADC USING HIGH SPEED AND HIGH RESOLUTION OPEN LOOP CMOS COMPARATOR IN 180NM TECHNOLOGY WITH R-2R DAC TOPOLOGY AKHIL A 1, SUNIL JACOB 2 1 M.Tech Student, 2 Associate Professor,
More informationFIRSTRANKER. 1. (a) What are the advantages of the adjustable voltage regulators over the fixed
Code No: 07A51102 R07 Set No. 2 1. (a) What are the advantages of the adjustable voltage regulators over the fixed voltage regulators. (b) Differentiate betweenan integrator and a differentiator. [8+8]
More informationA Electrochemical CMOS Biosensor Array with In-Pixel Averaging Using Polar Modulation
Session 11 - CMOS Biochips and Bioelectronics A 16 20 Electrochemical CMOS Biosensor Array with In-Pixel Averaging Using Polar Modulation Chung-Lun Hsu *, Alexander Sun *, Yunting Zhao *, Eliah Aronoff-Spencer
More informationOPERATING INSTRUCTIONS AND SYSTEM DESCRIPTION FOR THE. ISO-STIM 01D STIMULUS ISOLATION UNIT ±100 V / ±10 ma, bipolar output
OPERATING INSTRUCTIONS AND SYSTEM DESCRIPTION FOR THE ISO-STIM 01D STIMULUS ISOLATION UNIT ±100 V / ±10 ma, bipolar output VERSION 4.0 npi 2014 npi electronic GmbH, Bauhofring 16, D-71732 Tamm, Germany
More informationChallenges in Designing CMOS Wireless System-on-a-chip
Challenges in Designing CMOS Wireless System-on-a-chip David Su Atheros Communications Santa Clara, California IEEE Fort Collins, March 2008 Introduction Outline Analog/RF: CMOS Transceiver Building Blocks
More informationDESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY
DESIGN OF LOW POWER SAR ADC FOR ECG USING 45nm CMOS TECHNOLOGY Silpa Kesav 1, K.S.Nayanathara 2 and B.K. Madhavi 3 1,2 (ECE, CVR College of Engineering, Hyderabad, India) 3 (ECE, Sridevi Women s Engineering
More informationHomework Assignment 03
Homework Assignment 03 Question 1 (Short Takes), 2 points each unless otherwise noted. 1. Two 0.68 μf capacitors are connected in series across a 10 khz sine wave signal source. The total capacitive reactance
More informationMultiplying DACs. Flexible Building Blocks.
Multiplying DACs Flexible Building Blocks Analog Devices has a comprehensive family of 8-/10-/12-/14-/16-bit multiplying digital-to-analog converters. As a result of manufacture on a CMOS submicron process,
More informationA NOVEL DESIGN OF CURRENT MODE MULTIPLIER/DIVIDER CIRCUITS FOR ANALOG SIGNAL PROCESSING
Available Online at www.ijcsmc.com International Journal of Computer Science and Mobile Computing A Monthly Journal of Computer Science and Information Technology IJCSMC, Vol. 3, Issue. 10, October 2014,
More informationLP38842-ADJ 1.5A Ultra Low Dropout Linear Regulators. Stable with Ceramic Output Capacitors. Features
1.5A Ultra Low Dropout Adjustable Linear Regulators General Description The LP38842-ADJ is a high current, fast response regulator which can maintain output voltage regulation with minimum input to output
More informationAppendix A Comparison of ADC Architectures
Appendix A Comparison of ADC Architectures A comparison of continuous-time delta-sigma (CT ), pipeline, and timeinterleaved (TI) SAR ADCs which target wide signal bandwidths (greater than 100 MHz) and
More information2.5GS/s Pipelined ADC with Background. Linearity Correction
A14b25GS/s8-Way-Interleaved 2.5GS/s Pipelined ADC with Background Calibration and Digital it Dynamic Linearity Correction B. Setterberg 1, K. Poulton 1, S. Ray 1, D.J. Huber 1, V. Abramzon 1, G. Steinbach
More informationECE 6770 FINAL PROJECT
ECE 6770 FINAL PROJECT POINT TO POINT COMMUNICATION SYSTEM Submitted By: Omkar Iyer (Omkar_iyer82@yahoo.com) Vamsi K. Mudarapu (m_vamsi_krishna@yahoo.com) MOTIVATION Often in the real world we have situations
More informationISSCC 2006 / SESSION 20 / WLAN/WPAN / 20.5
20.5 An Ultra-Low Power 2.4GHz RF Transceiver for Wireless Sensor Networks in 0.13µm CMOS with 400mV Supply and an Integrated Passive RX Front-End Ben W. Cook, Axel D. Berny, Alyosha Molnar, Steven Lanzisera,
More informationTBSI W32 System Manual Version 3.0
TBSI W32 System Manual Version 3.0 Triangle BioSystems International 2224 Page Rd. Suite 108 Durham, NC 27703 Phone: (919) 361-2663 Fax: (919) 544-3061 www.trianglebiosystems.com Contents 32 CHANNEL WIRELESS
More informationA 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation over 42MHz Bandwidth
A 1.7-to-2.2GHz Full-Duplex Transceiver System with >50dB Self-Interference Cancellation Tong Zhang, Ali Najafi, Chenxin Su, Jacques C. Rudell University of Washington, Seattle Feb. 8, 2017 International
More informationHarvesting a Clock from a GSM Signal for the Wake-Up of a Wireless Sensor Network
Harvesting a Clock from a GSM Signal for the Wake-Up of a Wireless Sensor Network Jonathan K. Brown and David D. Wentzloff University of Michigan Ann Arbor, MI, USA ISCAS 2010 Acknowledgment: This material
More informationA Digital Readout IC with Digital Offset Canceller for Capacitive Sensors
http://dx.doi.org/10.5573/jsts.2012.12.3.278 JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.12, NO.3, SEPTEMBER, 2012 A Digital Readout IC with Digital Offset Canceller for Capacitive Sensors Dong-Hyuk
More informationSIGNAL RECOVERY. Model 7265 DSP Lock-in Amplifier
Model 7265 DSP Lock-in Amplifier FEATURES 0.001 Hz to 250 khz operation Voltage and current mode inputs Direct digital demodulation without down-conversion 10 µs to 100 ks output time constants Quartz
More informationHot Topics and Cool Ideas in Scaled CMOS Analog Design
Engineering Insights 2006 Hot Topics and Cool Ideas in Scaled CMOS Analog Design C. Patrick Yue ECE, UCSB October 27, 2006 Slide 1 Our Research Focus High-speed analog and RF circuits Device modeling,
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationLecture 10: Accelerometers (Part I)
Lecture 0: Accelerometers (Part I) ADXL 50 (Formerly the original ADXL 50) ENE 5400, Spring 2004 Outline Performance analysis Capacitive sensing Circuit architectures Circuit techniques for non-ideality
More informationA 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS
UT Mixed-Signal/RF Integrated Circuits Seminar Series A 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS Pio Balmelli April 19 th, Austin TX 2 Outline VDSL specifications Σ A/D converter features Broadband
More information