Threshold Voltage Tuning and Printed Complementary Transistors and Inverters Based on Thin Films of Carbon Nanotube and Indium Zinc Oxide
|
|
- Reginald Marsh
- 5 years ago
- Views:
Transcription
1 Nano Research DOI.7/s Nano Res Threshold Voltage Tuning and Printed Complementary Transistors and Inverters Based on Thin Films of Carbon Nanotube and Indium Zinc Oxide Pattaramon Vuttipittayamongkol,,, Fanqi Wu,, Haitian Chen, Xuan Cao, Bilu Liu, and Chongwu Zhou, ( ) Nano Res., Just Accepted Manuscript DOI:.7/s on October 4, 4 Tsinghua University Press 4 Just Accepted This is a Just Accepted manuscript, which has been examined by the peer-review process and has been accepted for publication. A Just Accepted manuscript is published online shortly after its acceptance, which is prior to technical editing and formatting and author proofing. Tsinghua University Press (TUP) provides Just Accepted as an optional and free service which allows authors to make their results available to the research community as soon as possible after acceptance. After a manuscript has been technically edited and formatted, it will be removed from the Just Accepted Web site and published as an ASAP article. Please note that technical editing may introduce minor changes to the manuscript text and/or graphics which may affect the content, and all legal disclaimers that apply to the journal pertain. In no event shall TUP be held responsible for errors or consequences arising from the use of any information contained in these Just Accepted manuscripts. To cite this manuscript please use its Digital Object Identifier (DOI ), which is identical for all formats of publication.
2 TABLE OF CONTENTS (TOC) Threshold Voltage Tuning and Printed Complementary Transistors and Inverters Based on Thin Films of Carbon Nanotube and Indium Zinc Oxide Pattaramon Vuttipittayamongkol,, Fanqi Wu,, Haitian Chen, Xuan Cao, Bilu Liu, and Chongwu Zhou * University of Southern California, USA Page Numbers. The font is ArialMT 6 (automatically inserted by the Print IZO film SiO Si Print CNT film IZO solution Ti/Au CNT solution V out (V) Voltage Gain 8 V 7 DD 6 Vin 5 Vout V DD 4 4V 5V GND 6V 7V 8V V in (V) V in (V) V DD 4V 5V 6V 7V 8V publisher) In this work, we have demonstrated desirable inkjet printed complementary transistors and inverters based on carbon nanotube and indium zinc oxide thin film transistors operated in enhancement modes.
3 Nano Res DOI (automatically inserted by the publisher) Research Article Threshold Voltage Tuning and Printed Complementary Transistors and Inverters Based on Thin Films of Carbon Nanotube and Indium Zinc Oxide Pattaramon Vuttipittayamongkol,,, Fanqi Wu,, Haitian Chen, Xuan Cao, Bilu Liu, and Chongwu Zhou, ( ) Ming Hsieh Department of Electrical Engineering, University of Southern California, Los Angeles, CA 989, United States Mork Family Department of Chemical Engineering and Materials Science, University of Southern California, Los Angeles, CA 989, United States School of Information Technology, Mae Fah Luang University, Chiang Rai 57, Thailand These authors contributed equally to this work. Received: day month year / Revised: day month year / Accepted: day month year (automatically inserted by the publisher) Tsinghua University Press and Springer-Verlag Berlin Heidelberg ABSTRACT Carbon nanotube (CNT) has emerged as an important material for printed macroelectronics. However, achieving printed complementary macroelectronics solely based on CNTs is difficult because it is still challenging to make reliable n-type CNT transistors. In this study, we report threshold voltage (Vth) tuning and printing of complementary transistors and inverters composed of thin films of CNTs and indium zinc oxide (IZO) as p-type and n-type transistors, respectively. We have optimized the Vth of p-type transistors by comparing Ti/Au and Ti/Pd as source/drain electrodes, and observed that CNT transistors with Ti/Au electrodes exhibited enhancement mode operation (Vth < ). In addition, the optimized In:Zn ratio offers good n-type transistors with high on-state current (Ion) and enhancement mode operation (Vth > ). For example, In:Zn ratio of : yielded an enhancement mode n-type transistor with Vth ~ V and Ion of 5. μa. Furthermore, by printing a CNT thin film and an IZO thin film on the same substrate, we have fabricated a complementary inverter with an output swing of 99.6% of the supply voltage and a voltage gain of 6.9. This work shows the promising of hybrid integration of p-type CNT and n-type IZO for complementary transistors and circuits. KEYWORDS Carbon nanotube, indium zinc oxide, thin film transistor, complementary inverter, inkjet printing, threshold voltage tuning Address correspondence to Chongwu Zhou, chongwuz@usc.edu
4 . Introduction In the past decade, single-wall carbon nanotube (SWCNT) thin-film transistors (TFTs) have been extensively studied as a potential replacement of amorphous silicon TFTs due to their superior electrical performance in terms of field-effect mobility, on/off current ratio (Ion/Ioff), small operation voltage and high-speed operation [-4]. As-synthesized carbon nanotubes (CNTs) have capabilities of being either semiconducting or metallic depending on chirality [5, 6], and there have been a number of efforts to selectively eliminate metallic ones in order to increase Ion/Ioff of CNT TFTs. Various approaches have been developed to remove metallic nanotubes from existing nanotube devices [7-]. However, these methods cannot be easily scaled up and/or can degrade device performance or even severely damage devices. An important alternative is exploiting separated semiconducting CNT solution, which is commercially available, by means of deposition techniques such as printing [4, ], spin coating [, 4], incubation [, 5, 6], drop casting [7], etc. In particular, printing has the advantage of allowing deposition of CNTs at room temperature, which makes device and circuits fabrication on flexible substrates possible. In addition, there is no photolithography process involved during the printing process, and hence it can reduce the cost of fabrication. While p-channel TFTs have been demonstrated with SWCNTs as active channel materials [8, 9], metal oxide semiconductors are good candidates for n-channel transistors. These two kinds of semiconductors have noticeable advantages over traditional amorphous silicon and organic semiconductors, such as relatively high carrier mobility, high stability in ambient, low manufacturing cost, transparency, and room-temperature fabrication compatibility []. Indeed, there have been many reports especially on metal oxides such as indium zinc oxide (IZO) [-5], zinc oxide [6, 7], and indium gallium zinc oxide [8]. Due to the ease of precursors preparation, there have been relatively more reports on these materials using sputtering [, 7] and spin coating [,, 6, 8] techniques than solution-processed inkjet printing technique [4, 5]. However, the latter is more desirable since it offers scalability and cost efficiency with patterning because there is no clean-room process required. Combining p-type and n-type transistors to construct complementary logic circuits is preferred for the reason that they have low static power consumption, full voltage swings, and large noise margins [9, ]. With these advantages, manufacturing of both p-type and n-type transistors on the same substrate for an integrated complementary circuit is desired. Nevertheless, an inexpensive, uncomplicated process is a challenge. Inkjet printing technique is a good candidate as it allows fabrication of TFTs without the involvement of masks or photolithography processes, which also results in reduced fabrication time. Thus, using inkjet printing is highly desired as a low-cost technology to print both enhancement mode p-type and n-type semiconductors for complementary transistors and circuits. In this paper, we report inkjet printed complementary transistors and inverters comprising of p-type CNT and n-type IZO semiconductors, and threshold voltage (Vth) tuning of both p-type and n-type transistors. We have compared Ti/Au and Ti/Pd as source/drain (S/D) electrodes for p-type TFTs, and it was clearly demonstrated that Ti/Au metal contacts offered enhancement operation with Vth <. In addition, the effects of varying In:Zn ratios (:, : and :) of the IZO precursor solution were studied. The optimized In:Zn ratio was found to be : as devices with this ratio exhibited relatively high on-state current (Ion) and enhancement mode operation (Vth > ). Last but not least, we have achieved the printing of a complementary inverter with the output swing of 99.6% of the supply voltage (VDD) and voltage gain of 6.9 made up of an enhancement mode CNT transistor (p-type) and an enhancement mode IZO transistor (n-type) on the same substrate. During the preparation of this manuscript, we became aware of a recent publication, in which complementary ring oscillators were demonstrated using printed CNTs and another metal oxide, zinc tin oxide []. Both their work and our work
5 demonstrate the great potential of printing CNTs and metal oxides (IZO in our work and zinc tin oxide in Reference ) for complementary electronics, while our work presents more investigation on the Vth tuning of the transistors.. Experimental. IZO Precursor Solution Preparation Firstly, indium (III) nitrate hydrate (In(NO) xho) and zinc acetate dihydrate (Zn(CHCOO) HO) were dissolved into -methoxyethanol as precursors of indium oxide and zinc oxide with a concentration of.6 M and. M, respectively. These two solutions were stirred with a speed of 5 rpm at 5 for h. Secondly, the two solutions were mixed to obtain In:Zn ratio of of :, :, and :. During the mixing process, ethanolamine (EA) was added into the mixture as the stabilizer to improve the uniformity and viscosity of the solution to meet the inkjet printing requirement. The volume concentration of the stabilizer added was found to be optimized at %. Lastly, the final solution was stirred at 5 at 5 rpm for h and then aged overnight.. IZO TFT Printing First, nm/5 nm of Ti/Au S/D electrodes were patterned onto a Si/SiO (5 nm) wafer by photolithography process. Next, the well-sonicated IZO precursor solution was printed onto the channel region as the active material of n-type transistors via GIX Microplotter Desktop, followed by air annealing at 5 for h.. CNT TFT Printing First, a Si/SiO (5 nm) substrate was immersed into diluted aminopropyltriethoxysilane (APTES) solution (APTES/isopropanol alcohol (IPA) = /) for min, which can form an amine-terminated monolayer on top of the substrate and will improve the adhesion between CNTs and the substrates. Then, the substrate was rinsed with IPA and blown dry with N. After that, DGU-separated 98% semiconducting enriched SWCNT solution (NanoIntegris Inc.) was printed in the channel region as the active material of p-type transistors via the inkjet printer. After printing, the samples were left in air for min and then baked at 8 for min. Finally, they were aged overnight to improve the adhesion between CNTs and the substrate before getting rinsed with deionized (DI) water.. Results and Discussion Fig. a-b show schematic diagrams of the inkjet printed integrated complementary inverter fabrication process. Fig. a is the printing process of a back-gated IZO TFT as the n-type transistor of the inverter. Briefly, the IZO precursor solution was printed on a Si/SiO (5 nm SiO) substrate with pre-patterned photolithography Ti/Au (nm/5nm) S/D electrodes. The equipment utilized for inkjet printing was GIX Microplotter Desktop (Sonoplot Inc.). An hour post-printing annealing at 5 was performed successively to convert the printed precursor film into IZO, which would work as the active material in the n-type transistor. Similarly, Fig. b shows the printing process of an SWCNT TFT. A 98% semiconducting enriched SWCNT solution (IsoNanotubes-S_DGU,. mg in ml aqueous solution, NanoIntegris Inc.) was printed as the active material for the p-type transistor of the inverter. Before the printing of CNT, the Si/SiO substrate was functionalized with APTES to improve the adhesion between SWCNT and the Si/SiO substrate, following our previously published recipes [, 4, 5, 6]. After the printing, a -min baking was done at 8 in air to evaporate the solvent. Then the sample was aged in air overnight before being rinsed with DI water to remove surfactant residue from the CNT film. Right after printing, the CNT film was preliminarily inspected with an optical microscope to assure the quality of the film. Fig. c shows that the pre-annealing CNT film of the CNT TFT sample has decent uniformity and carries no cracks. Then, field emission scanning electron microscope (FESEM) was utilized to examine the uniformity and density of CNT networks in the channel region of the TFT. From the FESEM image in Fig. d, the density of 4
6 CNT networks is approximately 6-5 tubes/μm, which is a fine density for TFT applications according to our previously published works [4, 5]. Fig. e illustrates an optical image of a printed IZO TFT after annealing. It is evident that the IZO layer is of good shape and uniformity. This well-controlled printing process was realized by optimizing the amount of EA added in the precursor ink to achieve the desired viscosity for inkjet printing. The FESEM image of an IZO TFT (Fig. f) displays the uniformity of the IZO film after a -h air annealing at 5. Electrical measurements were carried out for the inkjet printed back-gated CNT TFTs. Histograms of normalized on-current (Ion*L/W), current on/off ratio and field-effect mobility of CNT TFTs are shown in Fig. S-a, S-b, and S-c in the Electronic Supplementary Material (ESM). We found that most of the printed CNT devices exhibited Ion in the range between.8 and 9.5 μa with gate bias (VG) of - V and drain voltage (VD) of V. The devices possess Ion/Ioff of 4 ~ 6 with mobility of ~5 cm /V s. and the Vth of -.~-. V. These features are comparable with those demonstrated in our previously published works on printed CNT TFTs [4]. The electrical characteristics of one representative CNT device with channel length (L) of μm and channel width (W) of 5 μm are presented in Fig. a and b. As shown in Fig. a, the output (ID-VD) characteristics of the representative CNT device exhibited a saturation behavior as VD became more negative. Fig. b shows the transfer (ID-VG) characteristics of the same device. The black curve represents the ID-VG characteristics in linear scale. From this plot, one can see that Ion is 5. μa when VG is - V and VD is V. In addition, one can find Vth to be around -.4 V. The ID-VG characteristics in logarithmic scale (blue curve in Fig. b) indicate that Ion/Ioff is x 6. The transconductance gate voltage (gm-vg) characteristics are also plotted in Fig. b in red, where the peak gm and the mobility of this CNT device were extracted to be.5 μs and 4.8 cm /V s based on parallel plate model. Statistical Vth analysis was carried out for printed CNT devices. As shown in Fig. c, most devices show Vth between -. V and -. V, which indicates that most CNT devices were operating in enhancement mode (Vth < ). The electrical performance of the printed IZO TFTs was also studied. Fig. S- in the ESM shows the histograms of normalized on-current (Fig. S-a), current on/off ratio (Fig. S-b) and field-effect mobility (Fig. S-c) of IZO devices. It is found that most IZO TFTs showed Ion of.6~5. μa under V of VG and V of VD, Ion/Ioff of 4 ~ 6, mobility of.~4. cm /V s and Vth of ~ V, which are comparable with other published printed IZO works [4, 5]. Fig. d shows the ID-VD family curves of one representative IZO device with L = μm and W = μm. In Fig. d, one can observe a saturation behavior as VD becomes more positive. Fig. e exhibits the transfer characteristics of the same IZO device in both linear (black curve) and logarithmic (blue curve) scales, and the plot of gm versus VG (red curve), from which one can extract and find this IZO device to have Ion of. μa, Vth of. V, Ion/Ioff of x 5, peak gm of.5 μs and mobility of 7.6 cm /V s. The Vth values of IZO TFTs were also collected and studied. The statistic results based on inkjet printed back-gated IZO TFTs shown in Fig. f indicate that most IZO devices had Vth between V and. V, and were in enhancement mode operation (Vth > ). The outstanding benefits of a complementary circuit make it the choice over many other configurations for the inverters presented in this work. We emphasize that it is significant to make sure that both p-type and n-type composites would be operating in enhancement modes. Therefore, a study on the Vth tuning of both types of transistors was conducted. Here we demonstrate first the effects of different metal electrodes on the p-type device s Vth. Besides Ti/Au given details previously, Ti/Pd ( nm/5 nm) was also used to fabricate S/D electrodes of printed CNT TFTs and tested out. The majority of CNT devices with Ti/Pd electrodes show Ion of.5~9 μa, Ion/Ioff of ~ 6, mobility of.5~.9 cm /V s, and Vth of.~. V. Histograms of normalized on-current, current on/off ratio and field-effect mobility of CNT devices are exhibited in Fig. S-d, S-e, and S-f in the ESM. The normalized on-current and current on/off ratio, and mobility of these 5
7 CNT devices with Ti/Pd S/D contacts are comparable with ones with Ti/Au. The electrical characteristics of one of these devices (L = μm, W = 5 μm) are shown in Fig. a and b. The ID-VD family curves in Fig. a demonstrate a saturation behavior as VD becomes more negative while the ID-VG family characteristics in Fig. b were investigated under VD swept from. V to V in. V steps. In Fig. b, Ion is apparently.45 μa when VG is - V and VD is V, Vth is. V, and Ion/Ioff is x 5. The maximum gm of this device was found to be. μs; subsequently, the mobility was calculated to be.8 cm /V s. These results are apparently inferior to those of Ti/Au devices. In addition, Fig. c shows the statistics obtained from the Vth of CNT TFTs with Ti/Pd as S/D metal contacts. From the graph, it is noticeable that most of the devices have Vth of ~ V, indicating that the majority were operating in depletion mode (Vth > ), opposing to those with Ti/Au metal contacts (shown in Fig. c). It is concluded that Ti/Pd electrodes caused the right shift of the Vth of CNT TFTs relatively to that of Ti/Au electrodes. The reasons for the TFTs with Ti/Pd electrodes to exhibit more positive Vth are: ) the conduction of holes between the electrode and the CNT channel is dictated by the alignment between the Fermi energy level of the metal and the valence band of the CNT. The work function of Pd is around 5. ev which is similar to the work function of CNT hence enables lower energy barrier between the metal electrode and the CNT. This results in lower energy required to lower the barrier for carrier conduction, hence shifts the Vth to the right []. Therefore, Ti/Au S/D contact is preferred in this work because CNT TFTs with Ti/Au metal contacts showed more negative Vth, which granted us the preferred enhancement-mode (Vth<) p-type CNT TFTs for the application in complementary circuits. Likewise, the n-type device s Vth relationship with In-to-Zn molar ratio, which also had effects on the device s Ion/Ioff and mobility, was investigated. Fig. 4a shows the transfer characteristics of the printed IZO devices with In:Zn of :, : and : represented with blue, red and black curves, respectively. Higher In:Zn ratio results in higher mobility and Ion, lower Ion/Ioff and Vth apparently shifting to the left, which are consistent with previously published work [4]. As In component increased two and threefold, carrier mobility rose dramatically from. cm /V s to 7.6 cm /V s and successively as high as.74 cm /V s while Ion (at VDS = V and VG = V) increased from.49 μa to. μa and 4. μa correspondingly. Our devices with In:Zn = : and : had about the same Ion/Ioff in average because Ioff also increased with Ion. However, when the In:Zn ratio was increased to :, Ioff increased much faster than Ion, resulting in poor Ion/Ioff. As in Fig. 4a, Ion/Ioff of the : and : devices are about the same that is ~ 5 whereas that of the : device abruptly drops to as low as 4. Moreover, the first two show positive Vth while the latter apparently has negative Vth, which indicates its operation in depletion mode (Vth < ). It could be concluded that IZO TFTs with In:Zn = : conveyed undesirable Ion while those with : gave unpleasant Ion/Ioff and depletion mode operation (Vth < ). Therefore, it is clear that In:Zn ratio of : offered the best overall performance with the combination of desirable Ion, mobility, Ion/Ioff and Vth. The detailed information of IZO TFT with In:Zn = : shown in Fig. has been discussed in the previous section of this paper. In comparison, Fig. 4b and 4c show ID-VD and ID-VG curves for a representative IZO device (L = μm, W = μm) with In:Zn = :; this devices shows Ion of.49 μa, Vth of V, Ion/Ioff of 5 and carrier mobility of. cm /V s. Fig. 4d and 4e revealed that this IZO device with In:Zn = : cannot be fully depleted even at VG = -5 V. As is evidenced from their high drain currents at relatively high negative VG, most of IZO devices with In:Zn = : operated in depletion mode (Vth < ). According to previous publications [4, ], this phenomenon could be explained with a piece of information that indium oxide owns the highest mobility among the oxides of In, Ga and Zn due to its large amount of oxygen vacancies, which contribute to high carrier concentration. With the presence of high carrier concentration, it is challenging to bring down Ioff so as to improve the poor Ion/Ioff. The capability of printing both CNT TFTs and IZO TFTs with desirable mobility, controlled Vth and good 6
8 Ion/Ioff enables us to construct high quality complementary digital circuits through inkjet printing approach. As demonstrated, a printed complementary inverter was achieved based on thin films of CNT and IZO. The electrodes were Ti/Au ( nm/5 nm) patterned by photolithography process. The In:Zn ratio in the IZO precursor ink was selected to be :, in accordance with the conclusion discussed above. Information of the complementary circuit s static performance could be acquired from its voltage transfer (VIN-VOUT) curves. In Fig. 5a, voltage transfer characteristics of one typical complementary inverter are illustrated at various VDD ranging from 4 V to 8 V in V steps. Ideally, the output voltage switches from state (8 V) to state ( V) responsively to the input signal that is swept from state ( V) towards state (8 V) and vice versa. As supported with Fig. 5a, our inverter works properly. Its output levels are very close to corresponding VDD and the low output levels are approximately. Considering VDD = 8 V as an example, the output swing reaches 7.97 V (99.6% VDD), which is much higher than several previously published CNT-based inverters [4-9]. Ideally, one transistor of the complementary inverter is always off; however, during the switching state there will be a rapid moment where both pull-up and pull-down circuits are on. As a result, there is a direct current flow from VDD to ground causing power dissipation called dynamic short-circuit power. This power dissipation is directly proportional to IDmax, which is the peak value of the drain current of the ID-VIN curve. The ID-VIN characteristic of the inverter displayed in Fig. 5b is as expected. When the inverter is operating in close proximity to either or state, its ID is visibly near zero indicating infinitesimal power loss during this period. When switching, ID dramatically rises and reaches maximum before attenuating to nearly zero. The voltage gain of the same inverter measured at different VDD ranging from 4 V to 8 V in V steps is shown in Fig. 5c. At VDD = 8 V, the inverter manifested a sharp turn at the switching threshold, where the gain is read out to be 6.9. In conclusion, we have demonstrated desirable inkjet printed complementary transistors and inverters based on CNT and IZO TFTs operated in enhancement modes. The CNT TFTs exhibited highest Ion of 9.5 μa, Ion/Ioff of 4 ~ 6 and maximum mobility of 5 cm /V s, and the IZO TFTs attained highest Ion of 5. μa, Ion/Ioff of 4 ~ 6 and mobility as high as 4. cm /V s. In addition, experiments on alternative Ti/Pd electrodes showed that Ti/Pd metal contacts relatively shifted the Vth of CNT TFTs to the positive side compared to devices with Ti/Au. Therefore, the Ti/Au electrodes were more preferred for this work since they enabled the CNT devices to be operating in enhancement mode. Moreover, IZO TFTs with various In:Zn ratios namely :, : and : were investigated, and the ratio of : presented desirable combination of Ion, Ion/Ioff, mobility and enhancement mode (Vth > ). It was therefore the optimized solution recipe for the IZO precursor solution. Finally, a complementary inverter was fabricated by sequentially printing IZO and CNT solutions as the active materials onto the same Si/SiO substrate with pre-patterned Ti/Au electrodes. The maximum output swing of 99.6% VDD and voltage gain of 6.9 (with VDD = 8 V) of the inverter were achieved. These results demonstrate that CNT and IZO are outstanding materials for p-type and n-type transistors while inkjet printing technology has great potential in allowing the two types of materials to be patterned on the same substrate for a complementary circuit through a simple, reproducible and low cost approach. Our work has paved the way for future research where printed complementary circuits with more sophisticated logics and even superior performance could be accomplished. Acknowledgements We would like to acknowledge University of Southern California for financial support. Electronic Supplementary Material 4. Conclusions 7
9 Additional information for statistical analysis of the performance of both CNT TFTs and IZO TFTs (e.g. histograms of normalized on-current, current on/off ratio and field-effect mobility of both CNT devices and IZO devices) is available in the online version of this article at References [] Javey, A.; Guo, J.; Wang, Q.; Lundstrom, M.; Dai, H. Ballistic Carbon Nanotube Field-Effect Transistors. Nature, 44, [] Tans, S.; Verschueren, A.; Dekker, C. Room-Temperature Transistor Based on a Single Carbon Nanotube. Nature 998, 9, [] Wang, C.; Zhang, J.; Ryu, K.; Badmaev, A.; Arco, L. G. D.; Zhou, C. Wafer-Scale Fabrication of Separated Carbon Nanotube Thin-Film Transistors for Display Applications. Nano Lett. 9, 9, [4] Chen, P.; Fu, Y.; Aminirad, R; Wang, C.; Zhang, J.; Wang, K.; Galatis, K.; Zhou, C. Fully Printed Separated Carbon Nanotube Thin Film Transistor Circuits and Its Application in Organic Light Emitting Diode Control. Nano Lett.,, [5] Saito, R.; Dresselhaus, G.; Dresselhaus, M. S. Physical Properties of Carbon Nanotubes. Imperial College Press: London. 998 [6] Liu, B. L.; Wang, C.; Liu, J.; Che, Y. C.; Zhou, C. W. Aligned carbon nanotubes: from controlled synthesis to electronic applications. Nanoscale, 5, [7] Balasubramanian, K.; Sordan, R.; Burghard, M.; Kern, K. A Selective Electrochemical Approach to Carbon Nanotube Field-Effect Transistors. Nano Lett. 4, 4, [8] Collins, P. G.; Arnold, M. S.; Avouris, P. Engineering Carbon Nanotubes and Nanotube Circuits Using Electrical Breakdown. Science, 9, [9] Zhang, G.; Qi, P.; Wang, X.; Lu, Y.; Li, X.; Tu, R.; Bangsaruntip, S.; Mann, D.; Zhang, L.; Dai, H. Selective Etching of Metallic Carbon Nanotubes by Gas-Phase Reaction. Science 6, 4, [] Li, S.; Liu, C.; Hou, P.; Sun, D. M.; Cheng, H. M. Enrichment of Semiconducting Single-Walled Carbon Nanotubes by Carbothermic Reaction for Use in All-Nanotube Field Effect Transistors. ACS Nano,, 6, [] An, L; Fu, Q; Lu, C.; Liu, J. A Simple Chemical Route to Selectively Eliminate Metallic Carbon Nanotubes in Nanotube Network Devices. J. Am. Chem. Soc. 4, 6, 5-5 [] Vaillancourt, J.; Zhang, H.; Vasinajindakaw, P.; Xia, H.; Lu, X.; Han, X.; Janzen, D. C.; Shih, W. S.; Jones, C. S.; Stroder, M.; et al. All Ink-jet-Printed Carbon Nanotube Thin-Film Transistor on a Polyimide Substrate with an Ultrahigh Operating Frequency of Over 5 GHz. Appl. Phys. Lett. 8, 9, 4--. [] Jo, J. W.; Jung, J. W.; Lee, J. U.; Jo, W. H. Fabrication of Highly Conductive and Transparent Thin Films from Single-Walled Carbon Nanotubes Using a New Non-ionic Surfactant via Spin Coating. ACS Nano,, 4, [4] Li, X.; Guard, L. M.; Jiang, J.; Sakimoto, K.; Huang, J. S.; Wu, J.; Li, J.; Yu, L.; Rokhrel, R.; Brudvig, G. W.; et al. Controlled Doping of Carbon Nanotubes with Metallocenes for Application in Hybrid Carbon Nanotube/Si Solar Cells. Nano Lett. 4 (just accepted). [5] Zhang, J. L.; Wang, C.; Zhou, C. W. Rigid/ Flexible Transparent Electronics Based on Separated Carbon Nanotube Thin-Film Transistors and Their Application in Display Electronics. ACS Nano, 6, [6] Wang, C. A.; Zhang, J. L.; Zhou, C. W. Macroelectronic Integrated Circuits Using High-Performance Separated Carbon Nanotube Thin-Film Transistors. ACS Nano, 4, 7-7. [7] Lee, C. W.; Weng, C. H.; Wei, L.; Chen, Y.; Chan-park, M. B.; Tsai, C. H.; Leou, K. C.; Poa, C. H. P.; Wang, J.; Li, L. J. Toward High-Performance Solution-Processed Carbon Nanotube Network Transistors by Removing Nanotube Bundles. J. Phys. Chem. C 8,, [8] Martel, R.; Schmidt, T.; Shea, H. R.; Hertel, T.; Avouris, Ph. Single- and Multi-Wall Carbon Nanotube Field-Effect Transistors. Appl. Phys. Lett. 998, 7,
10 [9] Derycke, V.; Martel, R.; Appenzeller, J.; Avouris, Ph. Controlling Doping and Carrier Injection in Carbon Nanotube Transistors. Appl. Phys. Lett., 8, [] Fortunato, E.; Barquinha, P.; Martins, R. Oxide Semiconductor Thin-Film Transistors: A Review of Recent Advances. Adv. Mater., 4, [] Yaglioglu, B; H. Y. Yeom, H. Y.; Beresford, R.; Paine, H. Y. High-mobility Amorphous InO wt%zno Thin Film Transistors. Appl. Phys. Lett. 6, 89, 6--. [] Liu, X.; Wang, C.; Cai, B.; Xiao, X.; Guo, S.; Fan, Z.; Li, J.; Duan, X.; Liao, L. Rational Design of Amorphous Indium Zinc Oxide/Carbon Nanotube Hybrid Film for Unique Performance Transistors. Nano Lett.,, [] Choi, C. G.; Seo, S. J.; Bae, B. S. Solution-Processed Indium-Zinc Oxide Transparent Thin-Film Transistors. Electrochem Solid St. 8,, H7-H9. [4] Lee, S.; Kim, J.; Choi, J.; Park, H.; Ha, J.; Kim, Y.; Rogers, J. A.; Paik, U. Patterned Oxide Semiconductor by Electrohydrodynamic Jet Printing for Transparent Thin Film Transistors. Appl. Phys. Lett.,, [5] Lee, D. H.; Chang, Y. J.; Herman, G. S.; Chang, C. H. A General Route to Printable High-Mobility Transparent Amorphous Oxide Semiconductors. Adv. Mater. 7, 9, [6] Ong, B. S.; Li, C.; Li, Y,; Wu, Y,; Loutfy, R. Stable, Solution-Processed, High-Mobility ZnO Thin-Film Transistors. J. Am. Chem. Soc. 7, 9, [7] Fortunato, E.; Barquinha, P.; Pimentel, A.; Goncalves, A.; Marques, A.; Pereira, L.; Martins, R. Recent Advances in ZnO Transparent Thin Film Transistors. Thin Solid Films. 5, 487, 5-. [8] Lim, J. H.; Shim, J. H.; Choi, J. H.; Joo, J.; Park, K.; Jeon, H.; Moon, M. R.; Jung, D.; Kim, H.; Lee, H. J. Solution-Processed InGaZnO-Based Thin Film Transistors for Printed Electronics Applications. Appl. Phys. Lett. 9, 95, 8--. [9] Zhang, J.; Wang, C.; Fu, Y.; Che, Y.; Zhou, C. Air-Stable Conversion of Separated Carbon Nanotube Thin-Film Transistors from p-type to n-type Using Atomic Layer Deposition of High-κ Oxide and Its Application in CMOS Logic Circuits. ACS Nano, 5, [] Zhang, Z.; Wang, S.; Wang, Z.; Ding, L.; Pei, T.; Hu, Z.; Liang, X.; Chen, Q.; Li, Y.; Peng, L. Almost Perfectly Symmetric SWCNT-Based CMOS Devices and Scaling. ACS Nano 9,, [] Kim, B.; Jang, S.; Geier, M. L.; Prabhumirashi, P. L.; Hersam, M. C.; Dodabalapur, A. High-Speed, Inkjet-Printed Carbon Nanotube/Zinc Tin Oxide Hybrid Complementary Ring Oscillators. Nano Lett. [Online early access]. DOI:./nl564. Published online: May, 4. (accessed May, 4). [] Chen, Z.; Appenzeller, J.; Knoch, J.; Lin, Y.; Avouris, Ph. The Role of Metal-Nanotube Contact in the Performance of Carbon Nanotube Field-Effect Transistors. Nano Lett. 5, 5, [] Hosono, H. Ionic Amorphous Oxide Semiconductors: Material Design, Carrier Transport, and Device Application. Journal of Non-Crystalline Solids 6, 5, [4] Ha, M.; Xia, Y.; Green, A.; Zhang, W.; Renn, M. j.; Kim, C. H.; Hersam, M. C.; Frisbie,C. D. Printed, Sub-V Digital Circuits on Plastic from Aqueous Carbon Nanotube Inks. ACS Nano, 4, [5] Noh, J.; Jung, M.; Jung, K.; Lee, G.; Kim, J.; Lim, S.; Kim, D.; Choi, Y.; Kim, Y.; Subramanian, V.; et al. Fully Gravure-Printed D Flip-Flop on Plastic Foils Using Single-Walled Carbon-Nanotube-Based TFTs. IEEE Electron Device Lett.,, [6] Kim, B.; Jang, S.; Geier, M. L.; Prabhumirashi, P. L.; Hersam, M. C.; Dodabalapur, A. Inkjet Printed Ambipolar Transistors and Inverters Based on Carbon Nanotube/Zinc Tin Oxide Heterostructures. Appl. Phys. Lett. 4, 4, 6--5 [7] Zhang, Z.; Liang, X.; Wang, S.; Yao, K.; Hu, Y.; Zhu, Y.; Chen, Q.; Zhou, W.; Li, Y.; Yao, Y.; et al. Doping-Free Fabrication of Carbon Nanotube Based Ballistic CMOS Devices and Circuits. Nano Lett. 7, 7, [8] Avouris, Ph. Carbon Nanotube Electronics. Chemical Physics, 8, [9] Javey, A.; Wang, Q.; Ural, A.; Li, Y.; Dai, H. Carbon Nanotube Transistor Arrays for Multistage Complementary Logic and Ring Oscillators. Nano Lett.,,
11
12 FIGURES a Print IZO film IZO solution Ti/Au Electrodes b Print CNT film CNT solution SiO Si c CNT film d CNT Network Ti/Au S/D μm μm e IZO film f IZO film Ti/Au S/D μm Ti/Au S/D μm Figure Schematic diagrams of the printed complementary inverter fabrication process, and optical and SEM images of printed back-gated CNT and IZO TFTs. (a, b) Schematic diagrams demonstrating the printed complementary inverter fabrication process, including printing of IZO precursor solution as the active material for n-type transistor (Fig. (a)) and printing of 98% semiconducting-enriched SWCNT solution as the active material for p-type transistor (Fig. (b)). (c) An optical image of a printed CNT TFT (before annealing). (d) An SEM image of the CNT network in the channel region. (e) An optical image of a printed IZO TFT (after annealing). (f) An SEM image of a printed back-gated IZO TFT.
13 a -6 CNT TFT V G from -5V to 5V in V step d IZO TFT V G from V to -5 V in -.5 V step b Drain Voltage (V) 5 4 V DS = V Gate Voltage (V) Drain Current (A) Transconductance ( S) e 4 5 Drain Voltage (V) V DS = V -5 5 Gate Voltage (V) Drain Current (A) Transconductance ( S) c Threshold Voltage (V) Index of Devices f Threshold Voltage (V) Index of Devices Figure Characterization of printed back-gated p-type CNT TFTs and n-type IZO TFTs. (a) ID-VD characteristics of a representative CNT TFT (L = μm, W = 5 μm). (b) ID-VG characteristics (black for linear scale; blue for logarithm scale) and gm-vg characteristics (red) of the same CNT TFT measured at VD = V. (c) Statistical analysis of the Vth distribution of CNT TFTs. (d) ID-VD characteristics of a representative IZO TFT (L = μm, W = μm). (e) ID-VG characteristics (black for linear scale; blue for log scale) and gm-vg characteristics (red) of the same IZO TFT measured at VD = V. (f) Statistical analysis of Vth distribution of IZO TFTs.
14 a CNT TFT with Ti/Pd S/D V G from -5 V to 5 V in V step Drain Voltage (V) b V DS from V to. V in -. V steps Gate Voltage (V) c Threshold Voltage (V) Index of Devices Figure Characterization of printed CNT TFT with Ti/Pd ( nm/5 nm) as S/D electrodes. (a) ID-VD characteristics of a representative CNT TFT (L = μm, W = 5 μm). (b) ID-VG characteristics of the same CNT device. (c) Statistical analysis of Vth distribution of printed CNT TFTs with Ti/Pd as S/D electrodes.
15 b In/Zn=/ a V G from V to -5 V in -.5 V steps 4 V DS = V. 4 5 Drain Voltage (V) In/Zn=/ In/Zn=/ Gate Voltage (V) c In/Zn=/ In/Zn=/ V DS from V to. V in -. V steps Gate Voltage (V) d 5 5 In/Zn=/ V G from V to -5 V in -.5 V steps e 4 In/Zn=/ V DS from V to. V in -. V steps Drain Voltage (V) Gate Voltage (V) Figure 4 Characterization of printed IZO TFTs with various In:Zn ratio. (a) ID-VG characteristics of IZO TFTs with different In:Zn ratios including In:Zn = : (blue), In:Zn = : (red) and In:Zn = : (black), measured at VD = V. (b) ID-VD characteristics of a representative IZO TFT (L = μm, W = μm) with In:Zn = :. (c) ID-VG characteristics of the same IZO TFT with In:Zn = :. (d) ID-VD characteristics of a representative IZO TFT (L = μm, W = μm) with In:Zn = :. (e) ID-VG characteristics of the same IZO TFT with In:Zn = :. 4
16 a V out (V) b c Voltage Gain V in (V) V DD 4V 5V 6V 7V 8V Vin V in (V) V DD 4V 5V 6V 7V 8V V in (V) V DD GND Vout V DD 4V 5V 6V 7V 8V Figure 5 Characterization of a printed complementary inverter based on p-type CNT TFT and n-type IZO TFT. (a) VOUT-VIN characteristics of one representative inverter measured under VDD = 4 V (black), 5 V (red), 6 V (green), 7 V (dark blue), 8 V (light blue), respectively. (b) Switching current (ID-VIN) curves of the same complementary inverter with VDD = 4 V (black), 5 V (red), 6 V (green), 7 V (dark blue), 8 V (light blue), respectively. (c) Gains of the same complementary inverter with VDD = 4 V (black), 5 V (red), 6 V (green), 7 V (dark blue), 8 V (light blue), respectively. 5
Logic Circuits Using Solution-Processed Single-Walled Carbon. Nanotube Transistors
Logic Circuits Using Solution-Processed Single-Walled Carbon Nanotube Transistors Ryo Nouchi a), Haruo Tomita, Akio Ogura and Masashi Shiraishi Division of Materials Physics, Graduate School of Engineering
More informationLow-power carbon nanotube-based integrated circuits that can be transferred to biological surfaces
SUPPLEMENTARY INFORMATION Articles https://doi.org/10.1038/s41928-018-0056-6 In the format provided by the authors and unedited. Low-power carbon nanotube-based integrated circuits that can be transferred
More informationHigh-Performance Radio Frequency Transistors Based on Diameter-Separated Semiconducting Carbon Nanotubes
High-Performance Radio Frequency Transistors Based on Diameter-Separated Semiconducting Carbon Nanotubes Yu Cao, 1, a) Yuchi Che, 1, a) Jung-Woo T. Seo, 2, a) Hui Gui, 3, a) Mark C. Hersam, 2 and Chongwu
More informationMODELLING AND IMPLEMENTATION OF SUBTHRESHOLD CURRENTS IN SCHOTTKY BARRIER CNTFETs FOR DIGITAL APPLICATIONS
www.arpapress.com/volumes/vol11issue3/ijrras_11_3_03.pdf MODELLING AND IMPLEMENTATION OF SUBTHRESHOLD CURRENTS IN SCHOTTKY BARRIER CNTFETs FOR DIGITAL APPLICATIONS Roberto Marani & Anna Gina Perri Electrical
More informationDependence of Carbon Nanotube Field Effect Transistors Performance on Doping Level of Channel at Different Diameters: on/off current ratio
Copyright (2012) American Institute of Physics. This article may be downloaded for personal use only. Any other use requires prior permission of the author and the American Institute of Physics. The following
More informationLogic circuits based on carbon nanotubes
Available online at www.sciencedirect.com Physica E 16 (23) 42 46 www.elsevier.com/locate/physe Logic circuits based on carbon nanotubes A. Bachtold a;b;, P. Hadley a, T. Nakanishi a, C. Dekker a a Department
More informationFlexible IGZO TFTs deposited on PET substrates using magnetron radio frequency co-sputtering system
The 2012 World Congress on Advances in Civil, Environmental, and Materials Research (ACEM 12) Seoul, Korea, August 26-30, 2012 Flexible IGZO TFTs deposited on PET substrates using magnetron radio frequency
More informationRadio frequency transistors based on ultra-high purity semiconducting carbon nanotubes with superior extrinsic maximum oscillation frequency
Nano Research Nano Res 1 DOI 1.17/s12274-15-915-7 Radio frequency transistors based on ultra-high purity semiconducting carbon nanotubes with superior extrinsic maximum oscillation frequency Yu Cao 1,,
More informationSimulation and Analysis of CNTFETs based Logic Gates in HSPICE
Simulation and Analysis of CNTFETs based Logic Gates in HSPICE Neetu Sardana, 2 L.K. Ragha M.E Student, 2 Guide Electronics Department, Terna Engineering College, Navi Mumbai, India Abstract Conventional
More informationRadio frequency transistors based on ultra-high purity semiconducting carbon nanotubes with superior extrinsic maximum oscillation frequency
Nano Research 2016, 9(2): 363 371 DOI 10.1007/s12274-015-0915-7 Radio frequency transistors based on ultra-high purity semiconducting carbon nanotubes with superior extrinsic maximum oscillation frequency
More informationTransistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced.
Unit 1 Basic MOS Technology Transistor was first invented by William.B.Shockley, Walter Brattain and John Bardeen of Bell Labratories. In 1961, first IC was introduced. Levels of Integration:- i) SSI:-
More informationSupplementary Information
Supplementary Information Wireless thin film transistor based on micro magnetic induction coupling antenna Byoung Ok Jun 1, Gwang Jun Lee 1, Jong Gu Kang 1,2, Seung Uk Kim 1, Ji Woong Choi 1, Seung Nam
More informationSemiconductor Physics and Devices
Nonideal Effect The experimental characteristics of MOSFETs deviate to some degree from the ideal relations that have been theoretically derived. Semiconductor Physics and Devices Chapter 11. MOSFET: Additional
More informationTransparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors
Supplementary Information Transparent p-type SnO Nanowires with Unprecedented Hole Mobility among Oxide Semiconductors J. A. Caraveo-Frescas and H. N. Alshareef* Materials Science and Engineering, King
More informationVertical Nanowall Array Covered Silicon Solar Cells
International Conference on Solid-State and Integrated Circuit (ICSIC ) IPCSIT vol. () () IACSIT Press, Singapore Vertical Nanowall Array Covered Silicon Solar Cells J. Wang, N. Singh, G. Q. Lo, and D.
More informationSeparated Carbon Nanotube Macroelectronics for Active Matrix Organic Light-Emitting Diode Displays
pubs.acs.org/nanolett Separated Carbon Nanotube Macroelectronics for Active Matrix Organic Light-Emitting Diode Displays Jialu Zhang,, Yue Fu,, Chuan Wang,, Po-Chiang Chen, Zhiwei Liu, Wei Wei, Chao Wu,
More informationIJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 03, 2014 ISSN (online):
IJSRD - International Journal for Scientific Research & Development Vol. 2, Issue 03, 2014 ISSN (online): 2321-0613 Implementation of Ternary Logic Gates using CNTFET Rahul A. Kashyap 1 1 Department of
More informationInvestigation of Photovoltaic Properties of In:ZnO/SiO 2 /p- Si Thin Film Devices
Universities Research Journal 2011, Vol. 4, No. 4 Investigation of Photovoltaic Properties of In:ZnO/SiO 2 /p- Si Thin Film Devices Kay Thi Soe 1, Moht Moht Than 2 and Win Win Thar 3 Abstract This study
More informationThis Week s Subject. DRAM & Flexible RRAM. p-channel MOSFET (PMOS) CMOS: Complementary Metal Oxide Semiconductor
DRAM & Flexible RRAM This Week s Subject p-channel MOSFET (PMOS) CMOS: Complementary Metal Oxide Semiconductor CMOS Logic Inverter NAND gate NOR gate CMOS Integration & Layout GaAs MESFET (JFET) 1 Flexible
More informationFabrication of a submicron patterned using an electrospun single fiber as mask. Author(s)Ishii, Yuya; Sakai, Heisuke; Murata,
JAIST Reposi https://dspace.j Title Fabrication of a submicron patterned using an electrospun single fiber as mask Author(s)Ishii, Yuya; Sakai, Heisuke; Murata, Citation Thin Solid Films, 518(2): 647-650
More informationDepletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET
Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage
More information4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions
ELECTRONICS 4H-SiC V-Groove Trench MOSFETs with the Buried p + Regions Yu SAITOH*, Toru HIYOSHI, Keiji WADA, Takeyoshi MASUDA, Takashi TSUNO and Yasuki MIKAMURA ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
More informationSupporting Information
Supporting Information Fabrication of High-Performance Ultrathin In 2 O 3 Film Field-Effect Transistors and Biosensors Using Chemical Lift-Off Lithography Jaemyung Kim,,,# You Seung Rim,,,# Huajun Chen,,
More informationResearch Article LTPS-TFT Pixel Circuit Compensating for TFT Threshold Voltage Shift and IR-Drop on the Power Line for AMOLED Displays
Advances in Materials Science and Engineering Volume 1, Article ID 75, 5 pages doi:1.1155/1/75 Research Article LTPS-TFT Pixel Circuit Compensating for TFT Threshold Voltage Shift and IR-Drop on the Power
More informationNew Pixel Circuits for Driving Organic Light Emitting Diodes Using Low-Temperature Polycrystalline Silicon Thin Film Transistors
Chapter 4 New Pixel Circuits for Driving Organic Light Emitting Diodes Using Low-Temperature Polycrystalline Silicon Thin Film Transistors ---------------------------------------------------------------------------------------------------------------
More informationPurdue University, 465 Northwestern Avenue, West Lafayette, IN 47907, USA. McClintock Avenue, Los Angeles, California 90089, USA
1 Improved current saturation and shifted switching threshold voltage in In 2 O 3 nanowire based, fully transparent NMOS inverters via femtosecond laser annealing Chunghun Lee 1, Sangphill Park 1, Pornsak
More informationGallium nitride (GaN)
80 Technology focus: GaN power electronics Vertical, CMOS and dual-gate approaches to gallium nitride power electronics US research company HRL Laboratories has published a number of papers concerning
More informationSUPPLEMENTARY INFORMATION
Room-temperature continuous-wave electrically injected InGaN-based laser directly grown on Si Authors: Yi Sun 1,2, Kun Zhou 1, Qian Sun 1 *, Jianping Liu 1, Meixin Feng 1, Zengcheng Li 1, Yu Zhou 1, Liqun
More informationHigh Performance Visible-Blind Ultraviolet Photodetector Based on
Supplementary Information High Performance Visible-Blind Ultraviolet Photodetector Based on IGZO TFT Coupled with p-n Heterojunction Jingjing Yu a,b, Kashif Javaid b,c, Lingyan Liang b,*, Weihua Wu a,b,
More informationScalable Interconnection and Integration of Nanowire Devices without Registration
Scalable Interconnection and Integration of Nanowire Devices without Registration NANO LETTERS 2004 Vol. 4, No. 5 915-919 Song Jin,, Dongmok Whang,, Michael C. McAlpine, Robin S. Friedman, Yue Wu, and
More informationThe Design and Realization of Basic nmos Digital Devices
Proceedings of The National Conference On Undergraduate Research (NCUR) 2004 Indiana University Purdue University Indianapolis, Indiana April 15-17, 2004 The Design and Realization of Basic nmos Digital
More information(Invited) Wavy Channel TFT Architecture for High Performance Oxide Based Displays
(Invited) Wavy Channel TFT Architecture for High Performance Oxide Based Displays Item Type Conference Paper Authors Hanna, Amir; Hussain, Aftab M.; Hussain, Aftab M.; Ghoneim, Mohamed T.; Rojas, Jhonathan
More informationSupporting Information
Solution-processed Nickel Oxide Hole Injection/Transport Layers for Efficient Solution-processed Organic Light- Emitting Diodes Supporting Information 1. C 1s high resolution X-ray Photoemission Spectroscopy
More informationAdvancing Consumer Packaging Through Printable Electronics
IPST Executive Conference, Atlanta, GA March 9-10, 2011 Advancing Consumer Packaging Through Printable Electronics Bernard Kippelen Professor, School of Electrical and Computer Engineering Director, Center
More informationSupplementary Materials for
advances.sciencemag.org/cgi/content/full/2/6/e1501326/dc1 Supplementary Materials for Organic core-sheath nanowire artificial synapses with femtojoule energy consumption Wentao Xu, Sung-Yong Min, Hyunsang
More informationAmbipolar electronics
Ambipolar electronics Xuebei Yang and Kartik Mohanram Department of Electrical and Computer Engineering, Rice University, Houston {xy3,mr11,kmram}@rice.edu Rice University Technical Report TREE12 March
More informationBody-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches
University of Pennsylvania From the SelectedWorks of Nipun Sinha 29 Body-Biased Complementary Logic Implemented Using AlN Piezoelectric MEMS Switches Nipun Sinha, University of Pennsylvania Timothy S.
More informationSupplementary Materials for
advances.sciencemag.org/cgi/content/full/2/7/e1629/dc1 Supplementary Materials for Subatomic deformation driven by vertical piezoelectricity from CdS ultrathin films Xuewen Wang, Xuexia He, Hongfei Zhu,
More informationDesign of Gate-All-Around Tunnel FET for RF Performance
Drain Current (µa/µm) International Journal of Computer Applications (97 8887) International Conference on Innovations In Intelligent Instrumentation, Optimization And Signal Processing ICIIIOSP-213 Design
More informationPerformance Optimization of Dynamic and Domino logic Carry Look Ahead Adder using CNTFET in 32nm technology
IOSR Journal of VLSI and Signal Processing (IOSR-JVSP) Volume 5, Issue 5, Ver. I (Sep - Oct. 2015), PP 30-35 e-issn: 2319 4200, p-issn No. : 2319 4197 www.iosrjournals.org Performance Optimization of Dynamic
More informationMOS TRANSISTOR THEORY
MOS TRANSISTOR THEORY Introduction A MOS transistor is a majority-carrier device, in which the current in a conducting channel between the source and the drain is modulated by a voltage applied to the
More informationNanoscale field-effect transistors that
Unipolar Sequential Circuits Based on Individual-Carbon-Nanotube Transistors and Thin-Film Carbon Resistors ARTICLE Hyeyeon Ryu,, * Daniel Kälblein, Oliver G. Schmidt,, and Hagen Klauk Max Planck Institute
More informationSILICON NANOWIRE HYBRID PHOTOVOLTAICS
SILICON NANOWIRE HYBRID PHOTOVOLTAICS Erik C. Garnett, Craig Peters, Mark Brongersma, Yi Cui and Mike McGehee Stanford Univeristy, Department of Materials Science, Stanford, CA, USA ABSTRACT Silicon nanowire
More informationSupplementary Figure 1 Schematic illustration of fabrication procedure of MoS2/h- BN/graphene heterostructures. a, c d Supplementary Figure 2
Supplementary Figure 1 Schematic illustration of fabrication procedure of MoS 2 /hon a 300- BN/graphene heterostructures. a, CVD-grown b, Graphene was patterned into graphene strips by oxygen monolayer
More informationSupporting Information
Copyright WILEY VCH Verlag GmbH & Co. KGaA, 69469 Weinheim, Germany, 2011. Supporting Information for Small, DOI: 10.1002/smll.201101677 Contact Resistance and Megahertz Operation of Aggressively Scaled
More information4.1 Device Structure and Physical Operation
10/12/2004 4_1 Device Structure and Physical Operation blank.doc 1/2 4.1 Device Structure and Physical Operation Reading Assignment: pp. 235-248 Chapter 4 covers Field Effect Transistors ( ) Specifically,
More informationCHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE
49 CHAPTER 3 TWO DIMENSIONAL ANALYTICAL MODELING FOR THRESHOLD VOLTAGE 3.1 INTRODUCTION A qualitative notion of threshold voltage V th is the gate-source voltage at which an inversion channel forms, which
More informationSupplementary Materials for
www.sciencemag.org/cgi/content/full/science.1234855/dc1 Supplementary Materials for Taxel-Addressable Matrix of Vertical-Nanowire Piezotronic Transistors for Active/Adaptive Tactile Imaging Wenzhuo Wu,
More informationGigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene
Gigahertz Ambipolar Frequency Multiplier Based on Cvd Graphene The MIT Faculty has made this article openly available. Please share how this access benefits you. Your story matters. Citation As Published
More informationCoating of Si Nanowire Array by Flexible Polymer
, pp.422-426 http://dx.doi.org/10.14257/astl.2016.139.84 Coating of Si Nanowire Array by Flexible Polymer Hee- Jo An 1, Seung-jin Lee 2, Taek-soo Ji 3* 1,2.3 Department of Electronics and Computer Engineering,
More informationNanofluidic Diodes based on Nanotube Heterojunctions
Supporting Information Nanofluidic Diodes based on Nanotube Heterojunctions Ruoxue Yan, Wenjie Liang, Rong Fan, Peidong Yang 1 Department of Chemistry, University of California, Berkeley, CA 94720, USA
More informationHigh-speed logic integrated circuits with solutionprocessed self-assembled carbon nanotubes
In the format provided by the authors and unedited. DOI: 10.1038/NNANO.2017.115 High-speed logic integrated circuits with solutionprocessed self-assembled carbon nanotubes 6 7 8 9 10 11 12 13 14 15 16
More information3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013
3084 IEEE TRANSACTIONS ON NUCLEAR SCIENCE, VOL. 60, NO. 4, AUGUST 2013 Dummy Gate-Assisted n-mosfet Layout for a Radiation-Tolerant Integrated Circuit Min Su Lee and Hee Chul Lee Abstract A dummy gate-assisted
More informationHan Liu, Adam T. Neal, Yuchen Du and Peide D. Ye
Fundamentals in MoS2 Transistors: Dielectric, Scaling and Metal Contacts Han Liu, Adam T. Neal, Yuchen Du and Peide D. Ye Department of Electrical and Computer Engineering and Birck Nanotechnology Center,
More informationNormally-Off Operation of AlGaN/GaN Heterojunction Field-Effect Transistor with Clamping Diode
JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, VOL.16, NO.2, APRIL, 2016 ISSN(Print) 1598-1657 http://dx.doi.org/10.5573/jsts.2016.16.2.221 ISSN(Online) 2233-4866 Normally-Off Operation of AlGaN/GaN
More informationSemiconductor Physics and Devices
Metal-Semiconductor and Semiconductor Heterojunctions The Metal-Oxide-Semiconductor Field-Effect Transistor (MOSFET) is one of two major types of transistors. The MOSFET is used in digital circuit, because
More informationNanoscale FEATURE ARTICLE. Transparent metal oxide nanowire transistors. Dynamic Article Links C <
Nanoscale View Article Online / Journal Homepage / Table of Contents for this issue Dynamic Article Links C < Cite this: Nanoscale, 2012, 4, 3001 www.rsc.org/nanoscale Transparent metal oxide nanowire
More informationSimulation and Analysis of Dual Gate Organic Thin Film Transistor and its inverter circuit using SILVACO
Simulation and Analysis of Dual Gate Organic Thin Film Transistor and its inverter circuit using SILVACO Kavery Verma, Anket Kumar Verma Jaypee Institute of Information Technology, Noida, India Abstract:-This
More informationField-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism;
Chapter 3 Field-Effect Transistors (FETs) 3.1 Introduction Field-Effect Transistor (FET) is one of the two major transistors; FET derives its name from its working mechanism; The concept has been known
More informationDesign Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness
MIT International Journal of Electronics and Communication Engineering, Vol. 4, No. 2, August 2014, pp. 81 85 81 Design Simulation and Analysis of NMOS Characteristics for Varying Oxide Thickness Alpana
More informationRudolf C. Hoffmann, Mareiki Kaloumenos, Silvio Heinschke, Peter Jakes, Emre Erdem Rüdiger-A. Eichel, and Jörg J. Schneider *,
Molecular precursor derived and solution processed indium zinc oxide as semiconductor in a field-effect transistor device. Towards an improved understanding of semiconductor film composition. Rudolf C.
More informationLecture 0: Introduction
Lecture 0: Introduction Introduction Integrated circuits: many transistors on one chip. Very Large Scale Integration (VLSI): bucketloads! Complementary Metal Oxide Semiconductor Fast, cheap, low power
More information3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET)
3-D Modelling of the Novel Nanoscale Screen-Grid Field Effect Transistor (SGFET) Pei W. Ding, Kristel Fobelets Department of Electrical Engineering, Imperial College London, U.K. J. E. Velazquez-Perez
More informationOrganic Electronics. Information: Information: 0331a/ 0442/
Organic Electronics (Course Number 300442 ) Spring 2006 Organic Field Effect Transistors Instructor: Dr. Dietmar Knipp Information: Information: http://www.faculty.iubremen.de/course/c30 http://www.faculty.iubremen.de/course/c30
More informationTopic 3. CMOS Fabrication Process
Topic 3 CMOS Fabrication Process Peter Cheung Department of Electrical & Electronic Engineering Imperial College London URL: www.ee.ic.ac.uk/pcheung/ E-mail: p.cheung@ic.ac.uk Lecture 3-1 Layout of a Inverter
More informationMoS 2 Tribotronic Transistor for Smart Tactile Switch
www.materialsviews.com MoS 2 Tribotronic Transistor for Smart Tactile Switch Fei Xue, Libo Chen, Longfei Wang, Yaokun Pang, Jian Chen, Chi Zhang,* and Zhong Lin Wang* A novel tribotronic transistor has
More informationSupporting Information. Air-stable surface charge transfer doping of MoS 2 by benzyl viologen
Supporting Information Air-stable surface charge transfer doping of MoS 2 by benzyl viologen Daisuke Kiriya,,ǁ, Mahmut Tosun,,ǁ, Peida Zhao,,ǁ, Jeong Seuk Kang, and Ali Javey,,ǁ,* Electrical Engineering
More information6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET
110 6. LDD Design Tradeoffs on Latch-Up and Degradation in SOI MOSFET An experimental study has been conducted on the design of fully depleted accumulation mode SOI (SIMOX) MOSFET with regard to hot carrier
More informationSupporting Information for
Supporting Information for High performance WSe 2 phototransistors with 2D/2D ohmic contacts Tianjiao Wang 1, Kraig Andrews 2, Arthur Bowman 2, Tu Hong 1, Michael Koehler 3, Jiaqiang Yan 3,4, David Mandrus
More informationShingo Iba, Yusaku Kato, Tsuyoshi Sekitani, Hiroshi Kawaguchi 1, Takayasu Sakurai 1
Organic inverter circuits with via holes formed by CO 2 laser drill machine Shingo Iba, Yusaku Kato, Tsuyoshi Sekitani, Hiroshi Kawaguchi 1, Takayasu Sakurai 1 and Takao Someya * Quantum Phase Electronics
More informationFuture MOSFET Devices using high-k (TiO 2 ) dielectric
Future MOSFET Devices using high-k (TiO 2 ) dielectric Prerna Guru Jambheshwar University, G.J.U.S. & T., Hisar, Haryana, India, prernaa.29@gmail.com Abstract: In this paper, an 80nm NMOS with high-k (TiO
More informationFin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018
Fin-Shaped Field Effect Transistor (FinFET) Min Ku Kim 03/07/2018 ECE 658 Sp 2018 Semiconductor Materials and Device Characterizations OUTLINE Background FinFET Future Roadmap Keeping up w/ Moore s Law
More informationResearch Article An AMOLED AC-Biased Pixel Design Compensating the Threshold Voltage and I-R Drop
Photoenergy Volume 11, Article ID 54373, 6 pages doi:1.1155/11/54373 Research Article An AM AC-Biased Pixel Design Compensating the Threshold Voltage and I-R Drop Ching-Lin Fan, 1, Hui-Lung Lai, 1 and
More informationHfO 2 Based Resistive Switching Non-Volatile Memory (RRAM) and Its Potential for Embedded Applications
2012 International Conference on Solid-State and Integrated Circuit (ICSIC 2012) IPCSIT vol. 32 (2012) (2012) IACSIT Press, Singapore HfO 2 Based Resistive Switching Non-Volatile Memory (RRAM) and Its
More informationChapter 1. Introduction
Chapter 1 Introduction 1.1 Introduction of Device Technology Digital wireless communication system has become more and more popular in recent years due to its capability for both voice and data communication.
More informationSession 10: Solid State Physics MOSFET
Session 10: Solid State Physics MOSFET 1 Outline A B C D E F G H I J 2 MOSCap MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor: Al (metal) SiO2 (oxide) High k ~0.1 ~5 A SiO2 A n+ n+ p-type Si (bulk)
More informationSupporting Information. Single-Nanowire Electrochemical Probe Detection for Internally Optimized Mechanism of
Supporting Information Single-Nanowire Electrochemical Probe Detection for Internally Optimized Mechanism of Porous Graphene in Electrochemical Devices Ping Hu, Mengyu Yan, Xuanpeng Wang, Chunhua Han,*
More informationSupplementary Information
DOI: 1.138/NPHOTON.212.19 Supplementary Information Enhanced power conversion efficiency in polymer solar cells using an inverted device structure Zhicai He, Chengmei Zhong, Shijian Su, Miao Xu, Hongbin
More informationMINIATURE X-RAY TUBES UTILIZING CARBON-NANOTUBE- BASED COLD CATHODES
Copyright JCPDS - International Centre for Diffraction Data 25, Advances in X-ray Analysis, Volume 48. 24 MINIATURE X-RAY TUBES UTILIZING CARBON-NANOTUBE- BASED COLD CATHODES A. Reyes-Mena, Charles Jensen,
More informationAS THE semiconductor process is scaled down, the thickness
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II: EXPRESS BRIEFS, VOL. 52, NO. 7, JULY 2005 361 A New Schmitt Trigger Circuit in a 0.13-m 1/2.5-V CMOS Process to Receive 3.3-V Input Signals Shih-Lun Chen,
More informationQ1. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET).
Q. Explain the construction and principle of operation of N-Channel and P-Channel Junction Field Effect Transistor (JFET). Answer: N-Channel Junction Field Effect Transistor (JFET) Construction: Drain(D)
More informationSupporting Information
Supporting Information Solution-Processed Carbon Nanotube True Random Number Generator Authors: William A. Gaviria Rojas 1*, Julian J. McMorrow 1*, Michael L. Geier 1, Qianying Tang 3, Chris H. Kim 3,
More informationWu Lu Department of Electrical and Computer Engineering and Microelectronics Laboratory, University of Illinois, Urbana, Illinois 61801
Comparative study of self-aligned and nonself-aligned SiGe p-metal oxide semiconductor modulation-doped field effect transistors with nanometer gate lengths Wu Lu Department of Electrical and Computer
More informationVertically Aligned BaTiO 3 Nanowire Arrays for Energy Harvesting
Electronic Supplementary Material (ESI) for Electronic Supplementary Information (ESI) Vertically Aligned BaTiO 3 Nanowire Arrays for Energy Harvesting Aneesh Koka, a Zhi Zhou b and Henry A. Sodano* a,b
More informationSupporting Information. Vertical Graphene-Base Hot-Electron Transistor
Supporting Information Vertical Graphene-Base Hot-Electron Transistor Caifu Zeng, Emil B. Song, Minsheng Wang, Sejoon Lee, Carlos M. Torres Jr., Jianshi Tang, Bruce H. Weiller, and Kang L. Wang Department
More information8. Characteristics of Field Effect Transistor (MOSFET)
1 8. Characteristics of Field Effect Transistor (MOSFET) 8.1. Objectives The purpose of this experiment is to measure input and output characteristics of n-channel and p- channel field effect transistors
More informationSemiconductor TCAD Tools
Device Design Consideration for Nanoscale MOSFET Using Semiconductor TCAD Tools Teoh Chin Hong and Razali Ismail Department of Microelectronics and Computer Engineering, Universiti Teknologi Malaysia,
More informationSemiconductor nanowires (NWs) synthesized by the
Direct Growth of Nanowire Logic Gates and Photovoltaic Devices Dong Rip Kim, Chi Hwan Lee, and Xiaolin Zheng* Department of Mechanical Engineering, Stanford University, California 94305 pubs.acs.org/nanolett
More informationAnalog Synaptic Behavior of a Silicon Nitride Memristor
Supporting Information Analog Synaptic Behavior of a Silicon Nitride Memristor Sungjun Kim, *, Hyungjin Kim, Sungmin Hwang, Min-Hwi Kim, Yao-Feng Chang,, and Byung-Gook Park *, Inter-university Semiconductor
More informationEFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET
EFFECT OF THRESHOLD VOLTAGE AND CHANNEL LENGTH ON DRAIN CURRENT OF SILICON N-MOSFET A.S.M. Bakibillah Nazibur Rahman Dept. of Electrical & Electronic Engineering, American International University Bangladesh
More informationDevelopment of triode-type carbon nanotube field-emitter arrays with suppression of diode emission by forming electroplated Ni wall structure
Development of triode-type carbon nanotube field-emitter arrays with suppression of diode emission by forming electroplated Ni wall structure J. E. Jung, a),b) J. H. Choi, Y. J. Park, c) H. W. Lee, Y.
More informationMajor Fabrication Steps in MOS Process Flow
Major Fabrication Steps in MOS Process Flow UV light Mask oxygen Silicon dioxide photoresist exposed photoresist oxide Silicon substrate Oxidation (Field oxide) Photoresist Coating Mask-Wafer Alignment
More informationRoom-Temperature-Processed Flexible Amorphous InGaZnO Thin Film Transistor
Supporting Information Room-Temperature-Processed Flexible Amorphous InGaZnO Thin Film Transistor Xiang Xiao 1, Letao Zhang 1, Yang Shao 1, Xiaoliang Zhou 2, Hongyu He 1, and Shengdong Zhang 1,2 * 1 School
More informationMEASUREMENT AND INSTRUMENTATION STUDY NOTES UNIT-I
MEASUREMENT AND INSTRUMENTATION STUDY NOTES The MOSFET The MOSFET Metal Oxide FET UNIT-I As well as the Junction Field Effect Transistor (JFET), there is another type of Field Effect Transistor available
More informationModule-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families
1 Module-3: Metal Oxide Semiconductor (MOS) & Emitter coupled logic (ECL) families 1. Introduction 2. Metal Oxide Semiconductor (MOS) logic 2.1. Enhancement and depletion mode 2.2. NMOS and PMOS inverter
More informationPhotoconduction studies on GaN nanowire transistors under UV and polarized UV illumination
Chemical Physics Letters 389 (24) 176 18 www.elsevier.com/locate/cplett Photoconduction studies on GaN nanowire transistors under UV and polarized UV illumination Song Han, Wu Jin, Daihua Zhang, Tao Tang,
More informationResonant Tunneling Device. Kalpesh Raval
Resonant Tunneling Device Kalpesh Raval Outline Diode basics History of Tunnel diode RTD Characteristics & Operation Tunneling Requirements Various Heterostructures Fabrication Technique Challenges Application
More informationSUPPLEMENTARY INFORMATION
In the format provided by the authors and unedited. Photon-triggered nanowire transistors Jungkil Kim, Hoo-Cheol Lee, Kyoung-Ho Kim, Min-Soo Hwang, Jin-Sung Park, Jung Min Lee, Jae-Pil So, Jae-Hyuck Choi,
More informationElectronic devices-i. Difference between conductors, insulators and semiconductors
Electronic devices-i Semiconductor Devices is one of the important and easy units in class XII CBSE Physics syllabus. It is easy to understand and learn. Generally the questions asked are simple. The unit
More informationPerformance and Loss Analyses of High-Efficiency CBD-ZnS/Cu(In 1-x Ga x )Se 2 Thin-Film Solar Cells
Performance and Loss Analyses of High-Efficiency CBD-ZnS/Cu(In 1-x Ga x )Se 2 Thin-Film Solar Cells Alexei Pudov 1, James Sites 1, Tokio Nakada 2 1 Department of Physics, Colorado State University, Fort
More information