EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Outline
|
|
- Esmond Jackson
- 5 years ago
- Views:
Transcription
1 EE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces Lecture #7 Components Termination, Transmitters & Receivers Jared Zerbe 2/10/04 Outline General issues Termination Transmitters Receivers 2 1
2 General Issues Single-ended vs. Differential Voltage mode vs. current mode I/O clocking & use of phasors RiCi 3 Single-ended vs. Differential C d d in ref C r rcvr xmtr d out Single-ended signaling compare to shared reference Often used with a bus Issues Generates SSO noise How to make reference How to quiet reference : difference in bypass network if shared Crosstalk cannot be made common-mode Differential must run > 2x as fast as single-ended to make sense Often debated if this always can be done 4 2
3 Voltage mode vs. current mode Voltage Mode Push/Pull Current Mode Push/Pull In a transmission-line environment does this terminology make sense? A wave has voltage and current, right? Answer is in the driver Z Low Z driver = voltage mode High Z driver = current mode 5 Clock Frequency Limits Pulse amplitude reduction % Clock pulse width (FO-4) Min clock period > 8-FO4 (I.e. 0.25u) Faster links should use multiple clocks: Critical on mux/demux 6 3
4 I/O clocking & use of phasors Tx Rx Heavy multiplexing of input & output data streams allows for performance higher than process technology would seem to allow Can get out of hand 7 RiCi & Pad Complexity R s L 1.00 G d C L I C I R I Normalized amplitude Ci, Ri typically dominate "low_cl" "1_drop" "2_drop" "4_drop" "8_drop" 1e+008 1e+009 Freq (Hz) You can t just add arbitrary complexity at the pad Tx, Rx, ESD & Pad itself have RiCi which makes pole In multi-drop busses, multiple poles at same frequency can stack up! 8 4
5 Termination Why terminate? External vs. internal Series vs. Parallel AC vs. DC termination Untrimmed poly Active termination 9 Why terminate? Termination keeps energy from bouncing around In current-mode signaling voltage is developed across the terminator Quality of termination can limit system performance 10 5
6 External vs. Internal Output Voltage (%Vdd) on-chip termination off-chip termination package C pad L bond (a) R term 50Ω Transmission Line 0.90 (a) package R term (b) C pad L bond 50Ω Transmission Line time (ns) (b) + Internal termination makes package L part of T-line + Eliminates package as stub - Increases complexity, poor tolerances for on-die R s 11 Series vs. Parallel Termination V tt Source data pd R T Z o data pd R T Z o End data pd Z o R T V tt - Z o + R T V tt Parallel Series Series often used with voltage mode Driver lower Z than Rt Parallel with current-mode Driver higher Z than Rt Driver Z hard to control across PVT Highest performance is usually through parallel termination 12 6
7 AC vs. DC Termination With differential signals can terminate to the compliment Potential power savings Can build a higher-z system What sets common-mode? Usually TX Demands large RX common-mode range R AC V TT Rx R CM AC-coupled & AC-term Now can set common mode with parallel large R s R AC Rx R CM V TT 13 Termination With Untrimmed Poly Issue is variation in sheet resistance & C D Typically +/- 15% in sheet-rho at one temperature Also typically varies with temperature BUT At least it s always a resistor (no non-linearities) It s simple It s ESD robust 14 7
8 Active Termination IV-characteristic of two-element resistor [Dally] 15 Termination Example : SSTL Source 16 8
9 SSTL Conventional w/o source 1 stubs w/ 1 spacing 1 receivers 0 17 SSTL - with source damping resistors Resistors act like rubber bands Rs=Zo/2 1 receivers
10 RSL: Compensated short stubs RSL: Current Mode End Memory reads split 50/50 and go in each direction Then double at the master end to restore full-swing Writes go straight through to terminator Allows for multi-drop memory bus with high-z drivers 20 10
11 Transmitters Single-ended SSTL RSL GTL Differential LVDS CML Transmitter timing Other TX Design Issues 21 Tx Single-ended Classic inverter why not? Poor Z matching at Tx; very prone to reflections Generates extreme amounts of SSO noise Easily order(vdd) if there is any L and large # of drivers Have to generate term voltage at Rx; burns power 22 11
12 Single-Ended : SSTL Class-I V TT V TT I o = +/ - 8mA 50Ω 25Ω Zo = 50Ω V TT Class-II V TT V TT 50Ω 50Ω 25Ω Zo = 50Ω I o = +/ - 16mA VTT=0.45*VDDQ (center term) 23 Single-Ended : SSTL characteristics Center-terminated, push-pull Very flexible termination Allows double, single, or no termination But source term slows edgerates & limits speed Very simple Driver can be simple inverter Receiver can be simple inverter but PVT varying output driver means reflections 24 12
13 Single-Ended : RSL V REF V TERM 28Ω Zo = 28Ω I o = - 30mA V TERM =1.8V V REF =1.4V 25 Single-Ended : RSL characteristics Open drain current-source driver Current-control to keep constant i over PVT Slew-rate control to keep rate low enough to avoid overshoot & ringing Low-swing with reference Relatively expensive and complicated Very short stubs Aggressive Ci, Li Tuned out with loaded/unload sections 26 13
14 Single-Ended : GTL/GTL+ V TT V REF 25Ω Zo = 50Ω I o = - 40mA V TT =1.2V V REF =0.8V 27 Single-Ended : GTL/GTL+ characteristics Just like Rambus But output driver goes linear No current-control Resistance presents Z-discontinuity to line Lower Vterm doesn t help transmitter Ron Addressed somewhat in GTL+ which shifted term 28 14
15 Differential : LVDS I o = +/ - 3.5mA Tx Zo = 100Ω Zo = 100Ω 100Ω Rx V CM =1.25V (set by driver) AC receiver 29 Differential : LVDS characteristics Differential Eliminates non-common mode reference noise Also (ideally) keeps current at driver constant Low power - only +/- 3.5mA Termination at the RX on-chip or off No references, can ship across cable Requires very wide CM range from RX Unterminated at driver; reflections occur from discontinuities Timing of driver push-pull ckt can be a challenge 30 15
16 Differential : CML - direct coupled V DD V DD 50Ω 50Ω Tx Zo = 50Ω Zo = 50Ω Rx I o = - 21mA Double-terminated on-chip 31 Differential : CML - AC coupled V DD V TERM 50Ω 50Ω Tx Zo = 50Ω Zo = 50Ω Rx I o = - 21mA Supports different on-chipvterms 32 16
17 Differential : CML Characteristics Open-drain High common-mode keeps saturation DC or AC coupled AC-coupling requires 8b10b coding Termination DC-term: Better control of CM than LVDS Requires on-chip term network Double-terminated Minimize reflections off driver Driver and receiver both see 25Ω More power 4x LVDS just from 100Ω -> 25Ω term 33 Physical signal swings 2.0V 1.5V CML 2 dc-coupled 1.0V CTT SSTL_3 1 BTL RSL LVDS 2 0.5V HSTL GTL GTL+ 0V 1 receiver input, driver swing will be higher. 2 differential signalling 34 17
18 Simple Transmitter Timing DDR: send a bit per clock edge Critical issues: Data_O Data_E 50% duty cycle Tbit > 4-FO4 output pulse width closure (%) bit time (normalized to FO4) 35 Very Fast Transmitter Timing clock(ck3) ck3 R TERM d0 Limiting time constant 25-Ω*Cpad Cpad = 8*Cdriver + Cesd D0 D1 D2 data(ck0) R TERM d0 out_b out x 8 Off chip time constant smaller than on chip: Generate current pulse at the output Limited only by the output capacitance Bit-width (#FO-4) Need to be very careful to match & tune; otherwise can make things worse % eye closure
19 More TX Design Issues Saturation Margin Drivers with current sources are limited in common-mode range Must keep tail saturated; otherwise Z is thrown off DC Distortion, ISI generation What drives the driver? How far back to get to CMOS levels? It is easy to amplify errors by unknowingly biasing your circuit to a level or to an edge Edge-rate Control At FF corner your TX can generate edge-rates too fast Higher xtalk (especially NEXT) More reflections (smaller Z discontinuities) 37 Receivers Basic receive architectures StrongARM latch & improved latch Single-ended : reference noise Integrating receivers RX Design Issues 38 19
20 Two Basic Receive Architectures V i ref + - A D Q D Q f data /2 d in0 d in1 V i ref d in0 Rcv0 d in1 Rcv1 f data /2 d in0 d in0 precharge sample/ regen d in1 d in1 Amplify then sample or Sample, then amplify 39 Rx Example : StrongARM Latch Vo- V o+ V i+ V i- Simple single clock design Grey device show cross-coupled inverters that regenerate. Need a follow-on latch at the output to hold the data for the full clock cycle
21 Rx Example : StrongARM Latch Vo- V o+ V i+ V i- Has sampling noise and charge kickback from switching. Input offset not great : mV Bit-time is limited by the cycle-time (to have enough gain) Common-mode gain effects through the tail device in linear region 41 Improved Sampling Receiver som sop M2 outp inp bias M1 tail sop/m inp/ref V ref I offp hold sop D t To SR-Latch outm som I offm T cycle outp/m t Improvements in common-mode sensitivity, kickback, offsets through correction port (IoffP, IoffM) 42 21
22 Receiver Evaluation : Step Response impulse response (V) aper =1/4 FO-4 t aper =1/6 FO-4 t aper =1/5 FO-4 t aper =1/3 FO t (ps) Can calculate pulse response of Rx front-end Indicates aperture & gain-bandwidth characteristics of the receiver Can be convolved with the channel response 43 Integrating Rx & Reference Noise Sampler Integrator Sampler Integrator used to mute the effect of high-frequency noise Most interesting in single-ended systems High frequency noise is often L*dI/dt switching noise on reference Due to differences in loading between reference & signal 44 22
23 Integrating Receiver Design Sense Out Outb Pchgb V N V NB i Sense System clock Pchg Sense Integration window 45 Integrating Receiver Windowing Receive clock No windowing With windowing DLL adjusts RClk timing Pchg Pchg Sense Sense Integration window Integration window Input Data V out Input Data V out Anti-data Integration time is windowed to match valid data & minimize anti-data 46 23
24 RX Design Issues Offset Typically front-ends have 10-30mV of uncorrected offset Heavy MonteCarlo sims and active methods must be used to reduce offsets to ~5mV in multi-receiver designs Aperture ISI Need Gain*BW BW in slicer domain translates to pulse response width or aperture Must properly reset the receiver before the next evaluate phase Often there is some residual ISI or negative ISI you must eat Common-mode gain Most structures have different gain characteristics (and thus sensitivity) across the range of common-modes. Often end up restricting range or adding preamp 47 ISSCC 2004 Next Week Interesting sessions in high-speed I/O highlighted Be prepared to talk on at least 2 papers from these sessions 48 24
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 5: Termination, TX Driver, & Multiplexer Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements
More informationLecture 15: Transmitter and Receiver Design
Lecture 15: Transmitter and Receiver Design Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 2000 by Mark Horowitz EE371 Lecture 15-1 Horowitz Outline System Architectures
More informationHigh-Speed Links. Agenda : High Speed Links
High-Speed Links Vladimir Stojanovic (with slides from M. Horowitz, J. Zerbe, K.Yang and W. Ellersick) EE371 Lecture 16 Agenda : High Speed Links High-Speed Links, What,Where? Signaling Faster - Evolution»
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2010 Lecture 10: Termination & Transmitter Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012 Lecture 6: RX Circuits Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Lab 4 Prelab due now Exam
More informationLecture 12: Introduction to Link Design
Lecture 12: Introduction to Link Design Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 2000 by Mark Horowitz EE371 Lecture 12-1 Horowitz Overview Reading Chapter 19 - High
More informationLecture 12: Introduction to Link Design
Lecture 12: Introduction to Link Design Computer Systems Laboratory Stanford University horowitz@stanford.edu Copyright 2000 by Mark Horowitz EE371 Lecture 12-1 Horowitz Overview Reading Chapter 19 - High
More informationECEN 720 High-Speed Links: Circuits and Systems. Lab3 Transmitter Circuits. Objective. Introduction. Transmitter Automatic Termination Adjustment
1 ECEN 720 High-Speed Links: Circuits and Systems Lab3 Transmitter Circuits Objective To learn fundamentals of transmitter and receiver circuits. Introduction Transmitters are used to pass data stream
More information5Gbps Serial Link Transmitter with Pre-emphasis
Gbps Serial Link Transmitter with Pre-emphasis Chih-Hsien Lin, Chung-Hong Wang and Shyh-Jye Jou Department of Electrical Engineering,National Central University,Chung-Li, Taiwan R.O.C. Abstract- High-speed
More informationSignal Technologies 1
Signal Technologies 1 Gunning Transceiver Logic (GTL) - evolution Evolved from BTL, the backplane transceiver logic, which in turn evolved from ECL (emitter-coupled logic) Setup of an open collector bus
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 19: High-Speed Transmitters Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 3 is on Friday Dec 5 Focus
More informationTo learn fundamentals of high speed I/O link equalization techniques.
1 ECEN 720 High-Speed Links: Circuits and Systems Lab5 Equalization Circuits Objective To learn fundamentals of high speed I/O link equalization techniques. Introduction An ideal cable could propagate
More informationECEN 720 High-Speed Links: Circuits and Systems
1 ECEN 720 High-Speed Links: Circuits and Systems Lab4 Receiver Circuits Objective To learn fundamentals of receiver circuits. Introduction Receivers are used to recover the data stream transmitted by
More informationECEN 720 High-Speed Links Circuits and Systems
1 ECEN 720 High-Speed Links Circuits and Systems Lab4 Receiver Circuits Objective To learn fundamentals of receiver circuits. Introduction Receivers are used to recover the data stream transmitted by transmitters.
More informationExperiment 1: Amplifier Characterization Spring 2019
Experiment 1: Amplifier Characterization Spring 2019 Objective: The objective of this experiment is to develop methods for characterizing key properties of operational amplifiers Note: We will be using
More informationCircuit Design for a 2.2 GByte/s Memory Interface
Circuit Design for a 2.2 GByte/s Memory Interface Stefanos Sidiropoulos Work done at Rambus Inc with A. Abhyankar, C. Chen, K. Chang, TJ Chin, N. Hays, J. Kim, Y. Li, G. Tsang, A. Wong, D. Stark Increasing
More informationEE290C - Spring 2004 Advanced Topics in Circuit Design High-Speed Electrical Interfaces. Announcements
EE290C - Spring 04 Advanced Topics in Circuit Design High-Speed Electrical Interfaces Lecture 11 Components Phase-Locked Loops Viterbi Decoder Borivoje Nikolic March 2, 04. Announcements Homework #2 due
More informationECE 497 JS Lecture - 22 Timing & Signaling
ECE 497 JS Lecture - 22 Timing & Signaling Spring 2004 Jose E. Schutt-Aine Electrical & Computer Engineering University of Illinois jose@emlab.uiuc.edu 1 Announcements - Signaling Techniques (4/27) - Signaling
More informationA CMOS Multi-Gb/s 4-PAM Serial Link Transceiver*
A CMOS Multi-Gb/s 4-PAM Serial Link Transceiver* March 11, 1999 Ramin Farjad-Rad Center for Integrated Systems Stanford University Stanford, CA 94305 *Funding from LSI Logic, SUN Microsystems, and Powell
More information20Gb/s 0.13um CMOS Serial Link
20Gb/s 0.13um CMOS Serial Link Patrick Chiang (pchiang@stanford.edu) Bill Dally (billd@csl.stanford.edu) Ming-Ju Edward Lee (ed@velio.com) Computer Systems Laboratory Stanford University Stanford University
More informationHigh Speed I/O 2-PAM Receiver Design. EE215E Project. Signaling and Synchronization. Submitted By
High Speed I/O 2-PAM Receiver Design EE215E Project Signaling and Synchronization Submitted By Amrutha Iyer Kalpana Manickavasagam Pritika Dandriyal Joseph P Mathew Problem Statement To Design a high speed
More informationHigh-speed Serial Interface
High-speed Serial Interface Lect. 9 Noises 1 Block diagram Where are we today? Serializer Tx Driver Channel Rx Equalizer Sampler Deserializer PLL Clock Recovery Tx Rx 2 Sampling in Rx Interface applications
More informationECEN 620: Network Theory Broadband Circuit Design Fall 2012
ECEN 620: Network Theory Broadband Circuit Design Fall 2012 Lecture 23: High-Speed I/O Overview Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 3 is postponed to Dec. 11
More informationHIGH-SPEED LOW-POWER ON-CHIP GLOBAL SIGNALING DESIGN OVERVIEW. Xi Chen, John Wilson, John Poulton, Rizwan Bashirullah, Tom Gray
HIGH-SPEED LOW-POWER ON-CHIP GLOBAL SIGNALING DESIGN OVERVIEW Xi Chen, John Wilson, John Poulton, Rizwan Bashirullah, Tom Gray Agenda Problems of On-chip Global Signaling Channel Design Considerations
More informationAsian IBIS Summit, Tokyo, Japan
Asian IBIS Summit, Tokyo, Japan Satoshi Nakamizo / 中溝哲士 12 Nov. 2018 Keysight Technologies Japan K.K. T h e d a t a e y e i s c l o s i n g 1600 3200 6400 Memory channel BW limited Rj improving slowly
More informationSignal Integrity Design of TSV-Based 3D IC
Signal Integrity Design of TSV-Based 3D IC October 24, 21 Joungho Kim at KAIST joungho@ee.kaist.ac.kr http://tera.kaist.ac.kr 1 Contents 1) Driving Forces of TSV based 3D IC 2) Signal Integrity Issues
More informationLecture 11: Clocking
High Speed CMOS VLSI Design Lecture 11: Clocking (c) 1997 David Harris 1.0 Introduction We have seen that generating and distributing clocks with little skew is essential to high speed circuit design.
More informationPhil Lehwalder ECE526 Summer 2011 Dr. Chiang
Phil Lehwalder ECE526 Summer 2011 Dr. Chiang PLL (Phase Lock Loop) Dynamic system that produces a clock in response to the frequency and phase of an input clock by varying frequency of an internal oscillator.
More informationAnalysis and Design of Analog Integrated Circuits Lecture 20. Advanced Opamp Topologies (Part II)
Analysis and Design of Analog Integrated Circuits Lecture 20 Advanced Opamp Topologies (Part II) Michael H. Perrott April 15, 2012 Copyright 2012 by Michael H. Perrott All rights reserved. Outline of Lecture
More informationISSCC 2006 / SESSION 13 / OPTICAL COMMUNICATION / 13.2
13.2 An MLSE Receiver for Electronic-Dispersion Compensation of OC-192 Fiber Links Hyeon-min Bae 1, Jonathan Ashbrook 1, Jinki Park 1, Naresh Shanbhag 2, Andrew Singer 2, Sanjiv Chopra 1 1 Intersymbol
More informationDual Passive Input Digital Isolator. Features. Applications
Dual Passive Input Digital Isolator Functional Diagram Each device in the dual channel IL611 consists of a coil, vertically isolated from a GMR Wheatstone bridge by a polymer dielectric layer. A magnetic
More informationCurrent Mode Interconnect
Department Of Electrical Engineering Indian Institute Of Technology, Bombay March 21, 2009 Inductive peaking: Concept Inductive Peaking for Bandwith Enhancement On-chip interconnects can be modeled as
More informationDC - 20 GHz Programmable 1,2,4,8 Binary Prescaler
UXD20P Datasheet CENTELLAX DC - 20 GHz Programmable 1,2,4,8 Binary Prescaler Features Wide Operating Range: DC - 20GHz Low SSB Phase Noise: -153 dbc @ 10kHz Large Output Swings: 750mV ppk/side Single-Ended
More informationULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION
ULTRASCALE DDR4 DE-EMPHASIS AND CTLE FEATURE OPTIMIZATION WITH STATISTICAL ENGINE FOR BER SPECIFICATION Penglin Niu, penglin@xilinx.com Fangyi Rao, fangyi_rao@keysight.com Juan Wang, juanw@xilinx.com Gary
More informationSPT Bit, 250 MSPS A/D Converter with Demuxed Outputs
8-Bit, 250 MSPS A/D Converter with Demuxed Outputs Features TTL/CMOS/PECL input logic compatible High conversion rate: 250 MSPS Single +5V power supply Very low power dissipation: 425mW 350 MHz full power
More informationECEN620: Network Theory Broadband Circuit Design Fall 2014
ECEN620: Network Theory Broadband Circuit Design Fall 2014 Lecture 16: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project descriptions are posted on the website Preliminary
More information12 Bit 1.5 GS/s Return to Zero DAC
12 Bit 1.5 GS/s Return to Zero DAC RDA112RZ Features 12 Bit Resolution 1.5 GS/s Sampling Rate 10 Bit Static Linearity LVDS Compliant Digital Inputs Power Supply: -5.2V, +3.3V Input Code Format: Offset
More informationQuad 12-Bit Digital-to-Analog Converter (Serial Interface)
Quad 1-Bit Digital-to-Analog Converter (Serial Interface) FEATURES COMPLETE QUAD DAC INCLUDES INTERNAL REFERENCES AND OUTPUT AMPLIFIERS GUARANTEED SPECIFICATIONS OVER TEMPERATURE GUARANTEED MONOTONIC OVER
More informationDesign and Analysis of High Speed Links
Design and Analysis of High Speed Links Wendem Beyene Rambus Inc. Sunnyvale, CA USA 17 th Workshop on Signal and Power Integrity (SPI) May 12 15, 2013 Paris, France 1 ITRS Roadmap & Memory Trends Increasing
More informationEE 330 Lecture 43. Digital Circuits. Other Logic Styles Dynamic Logic Circuits
EE 330 Lecture 43 Digital Circuits Other Logic Styles Dynamic Logic Circuits Review from Last Time Elmore Delay Calculations W M 5 V OUT x 20C RE V IN 0 L R L 1 L R RW 6 W 1 C C 3 D R t 1 R R t 2 R R t
More informationIEEE CX4 Quantitative Analysis of Return-Loss
IEEE CX4 Quantitative Analysis of Return-Loss Aaron Buchwald & Howard Baumer Mar 003 Return Loss Issues for IEEE 0G-Base-CX4 Realizable Is the spec realizable with standard packages and I/O structures
More informationPART MAX4144ESD MAX4146ESD. Typical Application Circuit. R t IN- IN+ TWISTED-PAIR-TO-COAX CABLE CONVERTER
9-47; Rev ; 9/9 EVALUATION KIT AVAILABLE General Description The / differential line receivers offer unparalleled high-speed performance. Utilizing a threeop-amp instrumentation amplifier architecture,
More informationLow Power. Video Op Amp with Disable AD810 REV. A. Closed-Loop Gain and Phase vs. Frequency, G = +2, R L = 150, R F = 715 Ω
CLOSED-LOOP db SHIFT Degrees DIFFERENTIAL % DIFFERENTIAL Degrees a FEATURES High Speed MHz Bandwidth ( db, G = +) MHz Bandwidth ( db, G = +) V/ s Slew Rate ns Settling Time to.% ( = V Step) Ideal for Video
More information2.996/6.971 Biomedical Devices Design Laboratory Lecture 7: OpAmps
2.996/6.971 Biomedical Devices Design Laboratory Lecture 7: OpAmps Instructor: Dr. Hong Ma Oct. 3, 2007 Fundamental Circuit: Source and Load Sources Power supply Signal Generator Sensor Amplifier output
More informationFEATURES TYPICAL APPLICATIO. LT1194 Video Difference Amplifier DESCRIPTIO APPLICATIO S
FEATURES Differential or Single-Ended Gain Block: ± (db) db Bandwidth: MHz Slew Rate: /µs Low Cost Output Current: ±ma Settling Time: ns to.% CMRR at MHz: db Differential Gain Error:.% Differential Phase
More informationECEN720: High-Speed Links Circuits and Systems Spring 2017
ECEN720: High-Speed Links Circuits and Systems Spring 2017 Lecture 12: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Project Preliminary Report #2 due Apr. 20 Expand
More informationDesign Methodology and Applications of SiGe BiCMOS Cascode Opamps with up to 37-GHz Unity Gain Bandwidth
Design Methodology and Applications of SiGe BiCMOS Cascode Opamps with up to 37-GHz Unity Gain Bandwidth S.P. Voinigescu, R. Beerkens*, T.O. Dickson, and T. Chalvatzis University of Toronto *STMicroelectronics,
More informationA 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS
UT Mixed-Signal/RF Integrated Circuits Seminar Series A 25MS/s 14b 200mW Σ Modulator in 0.18µm CMOS Pio Balmelli April 19 th, Austin TX 2 Outline VDSL specifications Σ A/D converter features Broadband
More informationEE 330 Lecture 43. Digital Circuits. Other Logic Styles Dynamic Logic Circuits
EE 330 Lecture 43 Digital Circuits Other Logic Styles Dynamic Logic Circuits Review from Last Time Elmore Delay Calculations W M 5 V OUT x 20C RE V IN 0 L R L 1 L R R 6 W 1 C C 3 D R t 1 R R t 2 R R t
More informationAD9512-EP. 1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Five Outputs. Enhanced Product FEATURES FUNCTIONAL BLOCK DIAGRAM
Enhanced Product 1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Five Outputs FEATURES Two 1.6 GHz, differential clock inputs 5 programmable dividers, 1 to 32, all integers 3 independent 1.2 GHz
More informationIntroduction to CMOS RF Integrated Circuits Design
VI. Phase-Locked Loops VI-1 Outline Introduction Basic Feedback Loop Theory Circuit Implementation VI-2 What is a PLL? A PLL is a negative feedback system where an oscillatorgenerated signal is phase and
More informationSCSI SPI-2 Low Voltage Differential Signaling
SCSI SPI-2 Low Voltage Differential Signaling Paul D. Aloisi Unitrode 7 Continental Blvd Merrimack, NH 03054 Phone 603-429-8687 FAX 603-424-3460 Email aloisi@uicc.com 13-October-1995 1.0 Introduction:
More information350MHZ CMOS Rail-to-Rail Output Opamps
Features Single-Supply Operation from +2.5V ~ +5.5V Rail-to-Rail Output -3dB Bandwidth(G=+1): 350MHz (Typ.) Low Input Bias Current: 1pA (Typ.) Quiescent Current: 4.2mA/Amplifier (Typ.) Operating Temperature:
More informationECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 2012
ECEN689: Special Topics in High-Speed Links Circuits and Systems Spring 0 Lecture 8: RX FIR, CTLE, & DFE Equalization Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam is
More informationA 4 GSample/s 8-bit ADC in. Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California
A 4 GSample/s 8-bit ADC in 0.35 µm CMOS Ken Poulton, Robert Neff, Art Muto, Wei Liu, Andrew Burstein*, Mehrdad Heshami* Agilent Laboratories Palo Alto, California 1 Outline Background Chip Architecture
More informationSense Amplifier Comparator with Offset Correction for Decision Feedback Equalization based Receivers
arxiv:1702.01067v1 [cs.ar] 3 Feb 2017 Sense Amplifier Comparator with Offset Correction for Decision Feedback Equalization based Receivers Naveen Kadayinti, and Dinesh Sharma Department of Electrical Engineering,
More informationSG2525A SG3525A REGULATING PULSE WIDTH MODULATORS
SG2525A SG3525A REGULATING PULSE WIDTH MODULATORS 8 TO 35 V OPERATION 5.1 V REFERENCE TRIMMED TO ± 1 % 100 Hz TO 500 KHz OSCILLATOR RANGE SEPARATE OSCILLATOR SYNC TERMINAL ADJUSTABLE DEADTIME CONTROL INTERNAL
More informationLF442 Dual Low Power JFET Input Operational Amplifier
LF442 Dual Low Power JFET Input Operational Amplifier General Description The LF442 dual low power operational amplifiers provide many of the same AC characteristics as the industry standard LM1458 while
More informationMAX9177EUB -40 C to +85 C 10 µmax IN0+ INO- GND. Maxim Integrated Products 1
19-2757; Rev 0; 1/03 670MHz LVDS-to-LVDS and General Description The are 670MHz, low-jitter, lowskew 2:1 multiplexers ideal for protection switching, loopback, and clock distribution. The devices feature
More informationHigh-Speed Circuits and Systems Laboratory B.M.Yu. High-Speed Circuits and Systems Lab.
High-Speed Circuits and Systems Laboratory B.M.Yu 1 Content 1. Introduction 2. Pre-emphasis 1. Amplitude pre-emphasis 2. Phase pre-emphasis 3. Circuit implantation 4. Result 5. Conclusion 2 Introduction
More information1-Input/4-Output Video Distribution Amplifiers MAX4137/MAX4138
-00; Rev 0; / EVALUATION KIT AVAILABLE General Description The / are -input/-output voltagefeedback amplifiers that combine high speed with fast switching for video distribution applications. The is internally
More information350MHz, Ultra-Low-Noise Op Amps
9-442; Rev ; /95 EVALUATION KIT AVAILABLE 35MHz, Ultra-Low-Noise Op Amps General Description The / op amps combine high-speed performance with ultra-low-noise performance. The is compensated for closed-loop
More informationA 10Gb/s 10mm On-Chip Serial Link in 65nm CMOS Featuring a Half-Rate Time-Based Decision Feedback Equalizer
A 10Gb/s 10mm On-Chip Serial Link in 65nm CMOS Featuring a Half-Rate Time-Based Decision Feedback Equalizer Po-Wei Chiu, Somnath Kundu, Qianying Tang, and Chris H. Kim University of Minnesota, Minneapolis,
More informationSSTV V 13-bit to 26-bit SSTL_2 registered buffer for stacked DDR DIMM
INTEGRATED CIRCUITS 2000 Dec 01 File under Integrated Circuits ICL03 2002 Feb 19 FEATURES Stub-series terminated logic for 2.5 V (SSTL_2) Optimized for stacked DDR (Double Data Rate) SDRAM applications
More informationA 45-nm SOI-CMOS Dual-PLL Processor Clock System for Multi-Protocol I/O
A 45-nm SOI-CMOS Dual-PLL Processor Clock System for Multi-Protocol I/O Dennis Fischette, Alvin Loke, Michael Oshima, Bruce Doyle, Roland Bakalski*, Richard DeSantis, Anand Thiruvengadam, Charles Wang,
More informationA 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption
A 16Ω Audio Amplifier with 93.8 mw Peak loadpower and 1.43 quiscent power consumption IEEE Transactions on circuits and systems- Vol 59 No:3 March 2012 Abstract A class AB audio amplifier is used to drive
More information1.2 Gbps LVDS transmitter/receiver
SPECIFICATION 1 FEATURES TSMC CMOS 180 nm 3.3 V power supply 1.2 Gbps (DDR MODE) switching rates (600 MHz) Half-duplex or full-duplex operation mode Conforms to TIA/EIA-644 LVDS standards without hysteresis
More informationECEN620: Network Theory Broadband Circuit Design Fall 2012
ECEN620: Network Theory Broadband Circuit Design Fall 2012 Lecture 20: CDRs Sam Palermo Analog & Mixed-Signal Center Texas A&M University Announcements Exam 2 is on Friday Nov. 9 One double-sided 8.5x11
More information9-Bit, 30 MSPS ADC AD9049 REV. 0. Figure 1. Typical Connections FUNCTIONAL BLOCK DIAGRAM
a FEATURES Low Power: 00 mw On-Chip T/H, Reference Single +5 V Power Supply Operation Selectable 5 V or V Logic I/O Wide Dynamic Performance APPLICATIONS Digital Communications Professional Video Medical
More informationLF451 Wide-Bandwidth JFET-Input Operational Amplifier
LF451 Wide-Bandwidth JFET-Input Operational Amplifier General Description The LF451 is a low-cost high-speed JFET-input operational amplifier with an internally trimmed input offset voltage (BI- FET IITM
More informationLF444 Quad Low Power JFET Input Operational Amplifier
LF444 Quad Low Power JFET Input Operational Amplifier General Description The LF444 quad low power operational amplifier provides many of the same AC characteristics as the industry standard LM148 while
More informationProgrammable Low Voltage 1:10 LVDS Clock Driver ADN4670
Data Sheet Programmable Low Voltage 1:10 LVDS Clock Driver FEATURES FUNCTIONAL BLOCK DIAGRAM Low output skew
More informationHigh Current, High Power OPERATIONAL AMPLIFIER
High Current, High Power OPERATIONAL AMPLIFIER FEATURES HIGH OUTPUT CURRENT: A WIDE POWER SUPPLY VOLTAGE: ±V to ±5V USER-SET CURRENT LIMIT SLEW RATE: V/µs FET INPUT: I B = pa max CLASS A/B OUTPUT STAGE
More information10-Bit, 40 MSPS/60 MSPS A/D Converter AD9050 REV. B. Figure 1. Typical Connections FUNCTIONAL BLOCK DIAGRAM
a FEATURES Low Power: 1 mw @ 0 MSPS, mw @ 0 MSPS On-Chip T/H, Reference Single + V Power Supply Operation Selectable V or V Logic I/O SNR: db Minimum at MHz w/0 MSPS APPLICATIONS Medical Imaging Instrumentation
More informationDesign of High-Speed Op-Amps for Signal Processing
Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS
More informationAD9512-EP. 1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Five Outputs. Enhanced Product FEATURES FUNCTIONAL BLOCK DIAGRAM
Enhanced Product 1.2 GHz Clock Distribution IC, 1.6 GHz Inputs, Dividers, Five Outputs FEATURES Two 1.6 GHz, differential clock inputs 5 programmable dividers, 1 to 32, all integers 3 independent 1.2 GHz
More informationEE 330 Lecture 42. Other Logic Styles Digital Building Blocks
EE 330 Lecture 42 Other Logic Styles Digital Building Blocks Logic Styles Static CMOS Complex Logic Gates Pass Transistor Logic (PTL) Pseudo NMOS Dynamic Logic Domino Zipper Static CMOS Widely used Attractive
More informationA 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection
A 0.2-to-1.45GHz Subsampling Fractional-N All-Digital MDLL with Zero-Offset Aperture PD-Based Spur Cancellation and In-Situ Timing Mismatch Detection Somnath Kundu 1, Bongjin Kim 1,2, Chris H. Kim 1 1
More informationDifferential Amplifiers
Differential Amplifiers Benefits of Differential Signal Processing The Benefits Become Apparent when Trying to get the Most Speed and/or Resolution out of a Design Avoid Grounding/Return Noise Problems
More informationDS90C032B LVDS Quad CMOS Differential Line Receiver
LVDS Quad CMOS Differential Line Receiver General Description TheDS90C032B is a quad CMOS differential line receiver designed for applications requiring ultra low power dissipation and high data rates.
More informationEngineering the Power Delivery Network
C HAPTER 1 Engineering the Power Delivery Network 1.1 What Is the Power Delivery Network (PDN) and Why Should I Care? The power delivery network consists of all the interconnects in the power supply path
More informationLecture 23: PLLs. Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class
EE241 - Spring 2013 Advanced Digital Integrated Circuits Lecture 23: PLLs Announcements Office hour on Monday moved to 1-2pm and 3:30-4pm Final exam next Wednesday, in class Open book open notes Project
More information6500V/µs, Wideband, High-Output-Current, Single- Ended-to-Differential Line Drivers with Enable
99 Rev ; /99 EVALUATION KIT AVAILABLE 65V/µs, Wideband, High-Output-Current, Single- General Description The // single-ended-todifferential line drivers are designed for high-speed communications. Using
More informationImproved Second Source to the EL2020 ADEL2020
Improved Second Source to the EL ADEL FEATURES Ideal for Video Applications.% Differential Gain. Differential Phase. db Bandwidth to 5 MHz (G = +) High Speed 9 MHz Bandwidth ( db) 5 V/ s Slew Rate ns Settling
More information4. Operating Conditions
4. Operating Conditions H51005-3.4 Recommended Operating Conditions Tables 4 1 through 4 3 provide information on absolute maximum ratings, recommended operating conditions, DC operating conditions, and
More informationLow Cost, General Purpose High Speed JFET Amplifier AD825
a FEATURES High Speed 41 MHz, 3 db Bandwidth 125 V/ s Slew Rate 8 ns Settling Time Input Bias Current of 2 pa and Noise Current of 1 fa/ Hz Input Voltage Noise of 12 nv/ Hz Fully Specified Power Supplies:
More informationHMC6590. transimpedance amplifiers - chip. 43 Gbps Transimpedance Amplifier. Typical Applications. Features. Functional Diagram. General Description
Typical Applications The is ideal for: 40 GbE-FR 40 GBps VSR / SFF Short, intermediate, and long-haul optical receivers Features Supports data rates up to 43 Gbps Internal DCA feedback with external adjustment
More informationSingle Supply, Low Power Triple Video Amplifier AD813
a FEATURES Low Cost Three Video Amplifiers in One Package Optimized for Driving Cables in Video Systems Excellent Video Specifications (R L = 15 ) Gain Flatness.1 db to 5 MHz.3% Differential Gain Error.6
More information1.25Gb/s Burst Mode Transimpedance Amplifier with Wide Dynamic
1.25Gb/s Burst Mode Transimpedance Amplifier with Wide Dynamic Range and Precision Current Monitor for GPON/EPON OLT Receiver MG3122 is a burst mode TIA with high optical sensitivity ( 36dBm with APD),
More informationINF4420 Switched capacitor circuits Outline
INF4420 Switched capacitor circuits Spring 2012 1 / 54 Outline Switched capacitor introduction MOSFET as an analog switch z-transform Switched capacitor integrators 2 / 54 Introduction Discrete time analog
More informationRevision History. Contents
Revision History Ver. # Rev. Date Rev. By Comment 0.0 9/15/2012 Initial draft 1.0 9/16/2012 Remove class A part 2.0 9/17/2012 Comments and problem 2 added 3.0 10/3/2012 cmdmprobe re-simulation, add supplement
More informationHigh-Performance Electrical Signaling
High-Performance Electrical Signaling William J. Dally 1, Ming-Ju Edward Lee 1, Fu-Tai An 1, John Poulton 2, and Steve Tell 2 Abstract This paper reviews the technology of high-performance electrical signaling
More informationLM6118/LM6218 Fast Settling Dual Operational Amplifiers
Fast Settling Dual Operational Amplifiers General Description The LM6118/LM6218 are monolithic fast-settling unity-gain-compensated dual operational amplifiers with ±20 ma output drive capability. The
More informationTOP VIEW MAX9111 MAX9111
19-1815; Rev 1; 3/09 EVALUATION KIT AVAILABLE Low-Jitter, 10-Port LVDS Repeater General Description The low-jitter, 10-port, low-voltage differential signaling (LVDS) repeater is designed for applications
More informationLF453 Wide-Bandwidth Dual JFET-Input Operational Amplifiers
LF453 Wide-Bandwidth Dual JFET-Input Operational Amplifiers General Description The LF453 is a low-cost high-speed dual JFET-input operational amplifier with an internally trimmed input offset voltage
More informationLM6172 Dual High Speed, Low Power, Low Distortion, Voltage Feedback Amplifiers
LM6172 Dual High Speed, Low Power, Low Distortion, Voltage Feedback Amplifiers General Description The LM6172 is a dual high speed voltage feedback amplifier. It is unity-gain stable and provides excellent
More informationAccomplishment and Timing Presentation: Clock Generation of CMOS in VLSI
Accomplishment and Timing Presentation: Clock Generation of CMOS in VLSI Assistant Professor, E Mail: manoj.jvwu@gmail.com Department of Electronics and Communication Engineering Baldev Ram Mirdha Institute
More informationSGM8621/2/3/4 3MHz, Rail-to-Rail I/O CMOS Operational Amplifiers
SGM8621/2/3/4 3MHz, Rail-to-Rail I/O PRODUCT DESCRIPTION The SGM8621 (single), SGM8622 (dual), SGM8623 (single with shutdown) and SGM8624 (quad) are low noise, low voltage, and low power operational amplifiers,
More informationGTL bit bi-directional low voltage translator
INTEGRATED CIRCUITS Supersedes data of 2000 Jan 25 2003 Apr 01 Philips Semiconductors FEATURES Allows voltage level translation between 1.0 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, and 5 V busses which allows
More informationMarvell MV78200-A1 Discovery Innovation Series Embedded Processor
Marvell MV78200-A1 Discovery Innovation Series Embedded Processor PCI Express Analog Macro Circuit Analysis Sample Report For questions, comments, or more information about this report, or for any additional
More information