V DD M 3 M 4 M 5 C C V OUT V 1 2 C L M 6 M 7 V XX. Homework Assignment EE 435 Homework 6 Due Tuesday March 12 Spring 2019

Size: px
Start display at page:

Download "V DD M 3 M 4 M 5 C C V OUT V 1 2 C L M 6 M 7 V XX. Homework Assignment EE 435 Homework 6 Due Tuesday March 12 Spring 2019"

Transcription

1 Homework Assignment EE 435 Homework 6 Due Tuesday March 12 Spring 219 In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics: CMOS Process ncox=35 A/v 2 pcox=7 A/v 2, VTNO=.5V, VTPO= -.5V, COX=8.5fF/ 2, n p=.1v -1, and V For a bipolar Process -- JS=1-15 A/ 2, β=1 and VAF=15V. Problem 1 A two-stage operational amplifier is shown along with the device sizes in microns. Assume VDD=2V and VXX=.7V and also assume the common-mode input voltage is set so that all transistors are operating in saturation. a) Determine the dc gain of the op amp b) What is the GB of the op amp if CC=4pf and CL=1pf? Neglect all other capacitances in the amplifier c) Determine the power dissipation of the amplifier d) What is the pole Q if used in a noninverting feedback amplifier with β=.25? e) What is the common-mode input range? V DD M 3 M 4 M 5 M M V V 2 C C V OUT C L V XX M 7 V XX M 6 W L Q1 3 1 Q2 3 1 Q3 4 1 Q4 4 1 Q5 7 1 Q Q7 35 1

2 Problem 2 The magnitude and phase plot of an operational amplifier are shown. If another pole can be added on the negative real axis, determine the location of this pole if the feedback amplifier is to have a phase margin of 6 o for β= Gain Plot Gain in db Phase in degrees Phase Plot

3 Problem 3 Assume an open loop forward amplifier (i.e. A(s)) has the magnitude and gain characteristics shown. Determine the phase margin is this amplifier is used in a feedback configuration with β= Magnitude Plot 1 Magnitude in db Phase in degrees Frequency in radians/sec Phase Plot Phase in radians/sec

4 Problem 4 Consider the Bode Plot shown below. a. Determine the Phase Margin if β=1 b. Determine the Gain Margin if β=.2 c. Plot the poles and zeros of the open-loop amplifier d. Determine the Q of the poles of a FB amplifier if β=.5. Assume the gain with A FB is given by AFB 1 A The MATLAB code that generated the Bode plot is

5 Problem 5 The Nyquist plot for an amplifier with a β=.5 is shown below. a) Determine the phase margin of the feedback amplifier b) Determine the dc gain of the open-loop amplifier c) Determine the poles of the open-loop amplifier d) Determine the polse of the feedback amplifier. e) Determine the Q of the poles of the feedback amplifier The MATLAB code used to generate this Nyquist plot is: Problem 6 Assume an operational amplifier has a dc gain of 8dB and poles on the real axis at -1 rad/sec and at -1 4 rad/sec. Plot the locus of the closed loop poles as β changes from to 1. Assume the feedback gain is characterized by the standard feedback equation A FB s OL s AOL. 1 A s

6 Problem rad/sec. Repeat Problem 6 if everything is the same except there is a double pole at Problem 8 Consider an amplifier with poles at -1 rad/sec, -1, rad/second and -25, rad/sec and a dc gain of 1,. a) Give the Nyquist plot for β=.5 if there is a RHP zero at 2, rad/sec b) Determine the phase margin for the same conditions as part a) c) Repeat part a) if the zero is moved to the LHP at -2, rad/sec d) Repeat part b) for the conditions of part c)_

7 TRANSISTOR PARAMETERS W/L N-CHANNEL P-CHANNEL UNITS MINIMUM 3./.6 Vth volts SHORT 2./.6 Idss ua/um Vth volts Vpt volts WIDE 2./.6 Ids < 2.5 < 2.5 pa/um LARGE 5/5 Vth volts Vjbkd volts Ijlk <5. <5. pa Gamma.5.58 V.5 K' (Uo*Cox/2) ua/v 2 Low-field Mobility cm 2 /V*s COMMENTS: XL_AMI_C5F FOX TRANSISTORS GATE N+ACTIVE P+ACTIVE UNITS Vth Poly >15. <-15. volts PROCESS PARAMETERS N+ACTV P+ACTV POLY PLY2_HR POLY2 MTL1 MTL2 UNITS Sheet Resistance ohms/sq Contact Resistance ohms Gate Oxide Thickness 144 angstrom PROCESS PARAMETERS MTL3 N\PLY N_WELL UNITS Sheet Resistance ohms/sq Contact Resistance.78 ohms COMMENTS: N\POLY is N-well under polysilicon. CAPACITANCE PARAMETERS N+ACTV P+ACTV POLY POLY2 M1 M2 M3 N_WELL UNITS Area (substrate) af/um 2 Area (N+active) af/um 2 Area (P+active) 238 af/um 2 Area (poly) af/um 2 Area (poly2) 53 af/um 2 Area (metal1) af/um 2 Area (metal2) 32 af/um 2 Fringe (substrate) af/um Fringe (poly) af/um Fringe (metal1) af/um Fringe (metal2) 48 af/um Overlap (N+active) 26 af/um Overlap (P+active) 278 af/um

2. (2pts) Why is the design parameter that is available to the designer in a typical bipolar process?

2. (2pts) Why is the design parameter that is available to the designer in a typical bipolar process? EE 330 Exam 2 Fall 2014 Name Instructions: This is a 50-minute exam. Students may bring 2 pages of notes (front and back) to this exam. The points allocated to each question and each problem are as indicated.

More information

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26

Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 Homework Assignment EE 435 Homework 4 Spring 2014 Due Wednesday Feb 26 In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics:

More information

3. (2 pts) What is the approximate number of parameters in the BSIM model of a MOSFET?

3. (2 pts) What is the approximate number of parameters in the BSIM model of a MOSFET? EE 330 Exam 2 Fall 2017 Name Instructions: This is a 50-minute exam. Students may bring 2 pages of notes (front and back) to this exam. Each short question is worth 2 points and each problem is worth 16

More information

EE 435 Homework 4 Spring 2018 (Due Wednesday Friday Feb 28)

EE 435 Homework 4 Spring 2018 (Due Wednesday Friday Feb 28) EE 435 Homework 4 Spring 2018 (Due Wednesday Friday Feb 28) In the following problems, if reference to a semiconductor process is needed, assume processes with the following characteristics: CMOS Process

More information

1. (2pts) What is the purpose of the buried collector in a bipolar process?

1. (2pts) What is the purpose of the buried collector in a bipolar process? EE 330 Exam 2 Fall 2013 Name Instructions: This is a 50-minute exam. Students may bring 2 pages of notes (front and back) to this exam. The points allocated to each question and each problem are as indicated.

More information

1. (2pts) An SCR is formed by a stacking of alternate p and n diffused regions. How many diffused regions are needed to form a basic SCR?

1. (2pts) An SCR is formed by a stacking of alternate p and n diffused regions. How many diffused regions are needed to form a basic SCR? EE 330 Practice Final Exam Spring 207 Name Instructions: Students may bring 3 pages of notes (3 front + 3 back) to this exam. There are 0 questions and 8 problems. There are two points allocated to each

More information

EE 435 Homework 4 Spring 2019 (Due Wednesday Friday Feb 20) (reposted corrected Problem 7)

EE 435 Homework 4 Spring 2019 (Due Wednesday Friday Feb 20) (reposted corrected Problem 7) EE 435 Homework 4 Spring 2019 (Due Wednesday Friday Feb 20) (reposted corrected Problem 7) In the following problems, if reference to a semiconductor process is needed, assume processes with the following

More information

1. (2pts) Why is the Q-point of a common source amplifier often placed near the middle of the load line?

1. (2pts) Why is the Q-point of a common source amplifier often placed near the middle of the load line? EE 330 Exam 3 Fall 2014 Name Instructions: This is a 50 minute exam. Students may bring 3 page of notes (front and back) to this exam. There are 10 questions and 5 problems. There is also an optional extra

More information

2. (2 pts) What is the major reason static CMOS NAND gates are often preferred over static CMOS NOR gates?

2. (2 pts) What is the major reason static CMOS NAND gates are often preferred over static CMOS NOR gates? EE 330 Final Exam Spring 05 Name Instructions: Students may bring 3 pages of notes (3 front + 3 back) to this exam. There are 0 questions and 8 problems. There are two points allocated to each question.

More information

ECE Digital VLSI Design Course Syllabus Fall 2017

ECE Digital VLSI Design Course Syllabus Fall 2017 ECE484-001 Digital VLSI Design Course Syllabus Fall 2017 Instructor: Dr. George L. Engel Phone: (618) 650-2806 Office: Email: URLs: Engineering Building Room EB3043 gengel@siue.edu http://www.siue.edu/~gengel

More information

You will be asked to make the following statement and provide your signature on the top of your solutions.

You will be asked to make the following statement and provide your signature on the top of your solutions. 1 EE 435 Name Exam 1 Spring 216 Instructions: The points allocated to each problem are as indicated. Note that the first and last problem are weighted more heavily than the rest of the problems. On those

More information

You will be asked to make the following statement and provide your signature on the top of your solutions.

You will be asked to make the following statement and provide your signature on the top of your solutions. 1 EE 435 Name Exam 1 Spring 2018 Instructions: The points allocated to each problem are as indicated. Note that the first and last problem are weighted more heavily than the rest of the problems. On those

More information

EE 330 Homework 5 Fall 2016 (Due Friday Sept 23)

EE 330 Homework 5 Fall 2016 (Due Friday Sept 23) EE 330 Homework 5 Fall 2016 (Due Friday Sept 23) Assume the CMOS process is characterized by model parameters VTH=1V and µcox=100µa/v 2. If any other model parameters are needed, use the measured parameters

More information

500K V C C 1 R 1. V OUT (t) M 1 -2V

500K V C C 1 R 1. V OUT (t) M 1 -2V EE 330 Homework 8 Spring 2017 Due Friday March 3 Solve Problem 15 and any 8 of the remaining problems. Each problem is worth 10 points except Problem 15 which is worth 20 points. Unless stated to the contrary,

More information

Problem 1. Final Exam Spring 2018 (Reposted 11p.m. on April 30)

Problem 1. Final Exam Spring 2018 (Reposted 11p.m. on April 30) EE 435 Final Exam Spring 2018 (Reposted 11p.m. on April 30) Name Instructions: This is an open-book, open-notes exam. It is due in the office of the course instructor by 12:00 noon on Wednesday May 2.

More information

Microelectronic Circuits - Fifth Edition Sedra/Smith Copyright 2004 by Oxford University Press, Inc.

Microelectronic Circuits - Fifth Edition Sedra/Smith Copyright 2004 by Oxford University Press, Inc. Feedback 1 Figure 8.1 General structure of the feedback amplifier. This is a signal-flow diagram, and the quantities x represent either voltage or current signals. 2 Figure E8.1 3 Figure 8.2 Illustrating

More information

Homework Assignment 13

Homework Assignment 13 Question 1 Short Takes 2 points each. Homework Assignment 13 1. Classify the type of feedback uses in the circuit below (i.e., shunt-shunt, series-shunt, ) 2. True or false: an engineer uses series-shunt

More information

Homework Assignment 13

Homework Assignment 13 Question 1 Short Takes 2 points each. Homework Assignment 13 1. Classify the type of feedback uses in the circuit below (i.e., shunt-shunt, series-shunt, ) Answer: Series-shunt. 2. True or false: an engineer

More information

Homework Assignment 10

Homework Assignment 10 Homework Assignment 10 Question The amplifier below has infinite input resistance, zero output resistance and an openloop gain. If, find the value of the feedback factor as well as so that the closed-loop

More information

Homework Assignment 06

Homework Assignment 06 Homework Assignment 06 Question 1 (Short Takes) One point each unless otherwise indicated. 1. Consider the current mirror below, and neglect base currents. What is? Answer: 2. In the current mirrors below,

More information

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design

EE 435. Lecture 16. Compensation Systematic Two-Stage Op Amp Design EE 435 Lecture 16 Compensation Systematic Two-Stage Op Amp Design Review from last lecture Review of Basic Concepts Pole Locations and Stability Theorem: A system is stable iff all closed-loop poles lie

More information

Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik

Chapter 10 Feedback ECE 3120 Microelectronics II Dr. Suketu Naik 1 Chapter 10 Feedback Operational Amplifier Circuit Components 2 1. Ch 7: Current Mirrors and Biasing 2. Ch 9: Frequency Response 3. Ch 8: Active-Loaded Differential Pair 4. Ch 10: Feedback 5. Ch 11: Output

More information

CS/ECE 5710/6710. Composite Layout

CS/ECE 5710/6710. Composite Layout CS/ECE 5710/6710 Introduction to Layout Inverter Layout Example Layout Design Rules Composite Layout Drawing the mask layers that will be used by the fabrication folks to make the devices Very different

More information

CHAPTER 11. Feedback. Microelectronic Circuits, Seventh Edition. Copyright 2015 by Oxford University Press

CHAPTER 11. Feedback. Microelectronic Circuits, Seventh Edition. Copyright 2015 by Oxford University Press CHAPTER 11 Feedback Figure 11.1 General structure of the feedback amplifier. This is a signal-flow diagram, and the quantities x represent either voltage or current signals. Figure 11.2 Determining the

More information

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1

Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 Lecture 300 Low Voltage Op Amps (3/28/10) Page 300-1 LECTURE 300 LOW VOLTAGE OP AMPS LECTURE ORGANIZATION Outline Introduction Low voltage input stages Low voltage gain stages Low voltage bias circuits

More information

Experiment 1: Amplifier Characterization Spring 2019

Experiment 1: Amplifier Characterization Spring 2019 Experiment 1: Amplifier Characterization Spring 2019 Objective: The objective of this experiment is to develop methods for characterizing key properties of operational amplifiers Note: We will be using

More information

Field Effect Transistors

Field Effect Transistors Field Effect Transistors Purpose In this experiment we introduce field effect transistors (FETs). We will measure the output characteristics of a FET, and then construct a common-source amplifier stage,

More information

Homework Assignment 07

Homework Assignment 07 Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

More information

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point.

55:041 Electronic Circuits The University of Iowa Fall Exam 3. Question 1 Unless stated otherwise, each question below is 1 point. Exam 3 Name: Score /65 Question 1 Unless stated otherwise, each question below is 1 point. 1. An engineer designs a class-ab amplifier to deliver 2 W (sinusoidal) signal power to an resistive load. Ignoring

More information

Homework 2 Solutions. Perform.op analysis, the small-signal parameters of M1 and M2 are shown below.

Homework 2 Solutions. Perform.op analysis, the small-signal parameters of M1 and M2 are shown below. Problem 1 Homework 2 Solutions 1) Circuit schematic Perform.op analysis, the small-signal parameters of M1 and M2 are shown below. Small-signal parameters of M1 gds = 9.723u gm = 234.5u region = 2 vds

More information

d. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons.

d. Why do circuit designers like to use feedback when they make amplifiers? Give at least two reasons. EECS105 Final 5/12/10 Name SID 1 /20 2 /30 3 /20 4 /20 5 /30 6 /40 7 /20 8 /20 Total 1. Give a short answer to each question a. Your friend from Stanford says that he has designed a three-stage high gain

More information

Homework Assignment 07

Homework Assignment 07 Homework Assignment 07 Question 1 (Short Takes). 2 points each unless otherwise noted. 1. A single-pole op-amp has an open-loop low-frequency gain of A = 10 5 and an open loop, 3-dB frequency of 4 Hz.

More information

EE 501 Lab 4 Design of two stage op amp with miller compensation

EE 501 Lab 4 Design of two stage op amp with miller compensation EE 501 Lab 4 Design of two stage op amp with miller compensation Objectives: 1. Design a two stage op amp 2. Investigate how to miller compensate a two-stage operational amplifier. Tasks: 1. Build a two-stage

More information

HOME ASSIGNMENT. Figure.Q3

HOME ASSIGNMENT. Figure.Q3 HOME ASSIGNMENT 1. For the differential amplifier circuit shown below in figure.q1, let I=1 ma, V CC =5V, v CM = -2V, R C =3kΩ and β=100. Assume that the BJTs have v BE =0.7 V at i C =1 ma. Find the voltage

More information

ET475 Electronic Circuit Design I [Onsite]

ET475 Electronic Circuit Design I [Onsite] ET475 Electronic Circuit Design I [Onsite] Course Description: This course covers the analysis and design of electronic circuits, and includes a laboratory that utilizes computer-aided software tools for

More information

EE422G Solution to Homework #8

EE422G Solution to Homework #8 EE4G Solution to Homework #8. MATLAB >> H = tf([ 4],[ 6 6]); >> H = tf([ ],[ - 5 5 4]); >> step(h).7 Step Response.6.5 Amplitude.4... 4 5 6 >> step(h) Time (sec).5 Step Response.5 Amplitude.5.5.5..5..5..5.4.45

More information

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1

Lecture 030 ECE4430 Review III (1/9/04) Page 030-1 Lecture 030 ECE4430 Review III (1/9/04) Page 0301 LECTURE 030 ECE 4430 REVIEW III (READING: GHLM Chaps. 3 and 4) Objective The objective of this presentation is: 1.) Identify the prerequisite material

More information

ISSN:

ISSN: 468 Modeling and Design of a CMOS Low Drop-out (LDO) Voltage Regulator PRIYADARSHINI JAINAPUR 1, CHIRAG SHARMA 2 1 Department of E&CE, Nitte Meenakshi Institute of Technology, Yelahanka, Bangalore-560064,

More information

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10

Index. Small-Signal Models, 14 saturation current, 3, 5 Transistor Cutoff Frequency, 18 transconductance, 16, 22 transit time, 10 Index A absolute value, 308 additional pole, 271 analog multiplier, 190 B BiCMOS,107 Bode plot, 266 base-emitter voltage, 16, 50 base-emitter voltages, 296 bias current, 111, 124, 133, 137, 166, 185 bipolar

More information

Analog Electronics. Lecture Pearson Education. Upper Saddle River, NJ, All rights reserved.

Analog Electronics. Lecture Pearson Education. Upper Saddle River, NJ, All rights reserved. Analog Electronics V Lecture 5 V Operational Amplifers Op-amp is an electronic device that amplify the difference of voltage at its two inputs. V V 8 1 DIP 8 1 DIP 20 SMT 1 8 1 SMT Operational Amplifers

More information

ECE 3110: Engineering Electronics II Fall Final Exam. Dec. 16, 8:00-10:00am. Name: (78 points total)

ECE 3110: Engineering Electronics II Fall Final Exam. Dec. 16, 8:00-10:00am. Name: (78 points total) Final Exam Dec. 16, 8:00-10:00am Name: (78 points total) Problem 1: Consider the emitter follower in Fig. 7, which is being used as an output stage. For Q 1, assume β = and initally assume that V BE =

More information

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN

D n ox GS THN DS GS THN DS GS THN. D n ox GS THN DS GS THN DS GS THN Name: EXAM #3 Closed book, closed notes. Calculators may be used for numeric computations only. All work is to be your own - show your work for maximum partial credit. Data: Use the following data in all

More information

EES42042 Fundamental of Control Systems Bode Plots

EES42042 Fundamental of Control Systems Bode Plots EES42042 Fundamental of Control Systems Bode Plots DR. Ir. Wahidin Wahab M.Sc. Ir. Aries Subiantoro M.Sc. 2 Bode Plots Plot of db Gain and phase vs frequency It is assumed you know how to construct Bode

More information

EE 230 Lecture 17. Nonideal Op Amp Characteristics

EE 230 Lecture 17. Nonideal Op Amp Characteristics EE 3 Lecture 17 Nonideal Op Amp Characteristics Quiz 11 The dc gain of this circuit was measured to be 5 and the 3dB bandwidth was measured to be 6KHz. Determine as many of the following as possible from

More information

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering University of Southern C alifornia School Of Engineering Department Of Electrical Engineering EE 348: Homework Assignment #05&6 Spring, 2004 (Due 03/09/2004) Choma Problem #18: In the common source feedback

More information

Microelectronic Circuits II. Ch 9 : Feedback

Microelectronic Circuits II. Ch 9 : Feedback Microelectronic Circuits II Ch 9 : Feedback 9.9 Determining the Loop Gain 9.0 The Stability problem 9. Effect on Feedback on the Amplifier Poles 9.2 Stability study using Bode plots 9.3 Frequency Compensation

More information

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS

KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS KOM2751 Analog Electronics :: Dr. Muharrem Mercimek :: YTU - Control and Automation Dept. 1 6 FIELD-EFFECT TRANSISTORS Most of the content is from the textbook: Electronic devices and circuit theory, Robert

More information

EE 230 Lecture 19. Nonideal Op Amp Characteristics. Offset Voltage Common-mode input range Compensation

EE 230 Lecture 19. Nonideal Op Amp Characteristics. Offset Voltage Common-mode input range Compensation EE 230 Lecture 19 Nonideal Op Amp Characteristics Offset Voltage Common-mode input range Compensation Quiz 13 The operational amplifier has a GB of 20MHz. Determine the 3dB bandwidth of the closed-loop

More information

55:041 Electronic Circuits

55:041 Electronic Circuits 55:041 Electronic Circuits MOSFETs Sections of Chapter 3 &4 A. Kruger MOSFETs, Page-1 Basic Structure of MOS Capacitor Sect. 3.1 Width = 1 10-6 m or less Thickness = 50 10-9 m or less ` MOS Metal-Oxide-Semiconductor

More information

ECEN 474/704 Lab 6: Differential Pairs

ECEN 474/704 Lab 6: Differential Pairs ECEN 474/704 Lab 6: Differential Pairs Objective Design, simulate and layout various differential pairs used in different types of differential amplifiers such as operational transconductance amplifiers

More information

DIGITAL VLSI LAB ASSIGNMENT 1

DIGITAL VLSI LAB ASSIGNMENT 1 DIGITAL VLSI LAB ASSIGNMENT 1 Problem 1: NMOS and PMOS plots using Cadence. In this exercise, you are required to generate both NMOS and PMOS I-V device characteristics (I/P and O/P) using Cadence (Use

More information

I D1 I D2 V X D 1 D 2 EE 330. Homework Assignment 6 Spring 2017 (Due Friday Feb 17)

I D1 I D2 V X D 1 D 2 EE 330. Homework Assignment 6 Spring 2017 (Due Friday Feb 17) EE 330 Homework Assignment 6 Spring 2017 (Due Friday Feb 17) Unless specified to the contrary, assume all n-channel MOS transistors have model parameters μncox = 100μA/V 2 and VTn = 1V, all p-channel transistors

More information

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN

ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN ECE 415/515 ANALOG INTEGRATED CIRCUIT DESIGN OPAMP DESIGN AND SIMULATION Vishal Saxena OPAMP DESIGN PROJECT R 2 v out v in /2 R 1 C L v in v out V CM R L V CM C L V CM -v in /2 R 1 C L (a) (b) R 2 ECE415/EO

More information

Give the circuit schematic, citation information, and briefly summarize the useful properties that the author claims for this circuit.

Give the circuit schematic, citation information, and briefly summarize the useful properties that the author claims for this circuit. EE 435 Homework 1 Spring 2016 Due Wed Jan 20 Problem 1 Identify one operational amplifier that has been published in one of the following in the past 5 years: IEEE Journal of Solid State Circuits IEEE

More information

EE 330 Lecture 27. Bipolar Processes. Special Bipolar Processes. Comparison of MOS and Bipolar Proces JFET. Thyristors SCR TRIAC

EE 330 Lecture 27. Bipolar Processes. Special Bipolar Processes. Comparison of MOS and Bipolar Proces JFET. Thyristors SCR TRIAC EE 330 Lecture 27 Bipolar Processes Comparison of MOS and Bipolar Proces JFET Special Bipolar Processes Thyristors SCR TRIAC Review from a Previous Lecture B C E E C vertical npn B A-A Section B C E C

More information

Radivoje Đurić, 2015, Analogna Integrisana Kola 1

Radivoje Đurić, 2015, Analogna Integrisana Kola 1 OTA-output buffer 1 According to the types of loads, the driving capability of the output stages differs. For switched capacitor circuits which have high impedance capacitive loads, class A output stage

More information

EE233 Autumn 2016 Electrical Engineering University of Washington. EE233 HW7 Solution. Nov. 16 th. Due Date: Nov. 23 rd

EE233 Autumn 2016 Electrical Engineering University of Washington. EE233 HW7 Solution. Nov. 16 th. Due Date: Nov. 23 rd EE233 HW7 Solution Nov. 16 th Due Date: Nov. 23 rd 1. Use a 500nF capacitor to design a low pass passive filter with a cutoff frequency of 50 krad/s. (a) Specify the cutoff frequency in hertz. fc c 50000

More information

EE 230 Lab Lab 9. Prior to Lab

EE 230 Lab Lab 9. Prior to Lab MOS transistor characteristics This week we look at some MOS transistor characteristics and circuits. Most of the measurements will be done with our usual lab equipment, but we will also use the parameter

More information

Homework Assignment 10

Homework Assignment 10 Homework Assignment 10 Question 1 (Short Takes) Two points each unless otherwise indicated. 1. What is the 3-dB bandwidth of the amplifier shown below if r π = 2.5K, r o = 100K, g m = 40 ms, and C L =

More information

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved.

Analog Electronics. Electronic Devices, 9th edition Thomas L. Floyd Pearson Education. Upper Saddle River, NJ, All rights reserved. Analog Electronics BJT Structure The BJT has three regions called the emitter, base, and collector. Between the regions are junctions as indicated. The base is a thin lightly doped region compared to the

More information

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press

UNIT-1 Bipolar Junction Transistors. Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press UNIT-1 Bipolar Junction Transistors Text Book:, Microelectronic Circuits 6 ed., by Sedra and Smith, Oxford Press Figure 6.1 A simplified structure of the npn transistor. Microelectronic Circuits, Sixth

More information

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET)

4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) 4.2.2 Metal Oxide Semiconductor Field Effect Transistor (MOSFET) The Metal Oxide Semitonductor Field Effect Transistor (MOSFET) has two modes of operation, the depletion mode, and the enhancement mode.

More information

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017

EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017 EE 330 Laboratory 7 MOSFET Device Experimental Characterization and Basic Applications Spring 2017 Objective: The objective of this laboratory experiment is to become more familiar with the operation of

More information

Design of High-Speed Op-Amps for Signal Processing

Design of High-Speed Op-Amps for Signal Processing Design of High-Speed Op-Amps for Signal Processing R. Jacob (Jake) Baker, PhD, PE Professor and Chair Boise State University 1910 University Dr. Boise, ID 83725-2075 jbaker@ieee.org Abstract - As CMOS

More information

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. ECEN 622 Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant

More information

University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier

University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1. A High Speed Operational Amplifier University of Michigan, EECS413 Final project. A High Speed Operational Amplifier. 1 A High Speed Operational Amplifier A. Halim El-Saadi, Mohammed El-Tanani, University of Michigan Abstract This paper

More information

ECE 3110: Engineering Electronics II Fall Final Exam. Dec. 10, 8:00-10:00am. Name: (70 points total)

ECE 3110: Engineering Electronics II Fall Final Exam. Dec. 10, 8:00-10:00am. Name: (70 points total) Final Exam Dec. 10, 8:00-10:00am Name: (70 points total) Problem 1: [Small Signal Concepts] Consider the circuit shown in Fig. 1. The voltage-controlled current source is nonlinear, with the relationship

More information

BJT Amplifier. Superposition principle (linear amplifier)

BJT Amplifier. Superposition principle (linear amplifier) BJT Amplifier Two types analysis DC analysis Applied DC voltage source AC analysis Time varying signal source Superposition principle (linear amplifier) The response of a linear amplifier circuit excited

More information

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs

Integrated Circuit Amplifiers. Comparison of MOSFETs and BJTs Integrated Circuit Amplifiers Comparison of MOSFETs and BJTs 17 Typical CMOS Device Parameters 0.8 µm 0.25 µm 0.13 µm Parameter NMOS PMOS NMOS PMOS NMOS PMOS t ox (nm) 15 15 6 6 2.7 2.7 C ox (ff/µm 2 )

More information

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and

Lecture 16: MOS Transistor models: Linear models, SPICE models. Context. In the last lecture, we discussed the MOS transistor, and Lecture 16: MOS Transistor models: Linear models, SPICE models Context In the last lecture, we discussed the MOS transistor, and added a correction due to the changing depletion region, called the body

More information

Chapter 12 Opertational Amplifier Circuits

Chapter 12 Opertational Amplifier Circuits 1 Chapter 12 Opertational Amplifier Circuits Learning Objectives 1) The design and analysis of the two basic CMOS op-amp architectures: the two-stage circuit and the single-stage, folded cascode circuit.

More information

EE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit

EE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit EE 501 Lab9 Widlar Biasing Circuit and Bandgap Reference Circuit Due Nov. 19, 2015 Objective: 1. Understand the Widlar current source circuit. 2. Built a Self-biasing current source circuit. 3. Understand

More information

LECTURE 09 LARGE SIGNAL MOSFET MODEL

LECTURE 09 LARGE SIGNAL MOSFET MODEL Lecture 9 Large Signal MOSFET Model (5/14/18) Page 9-1 LECTURE 9 LARGE SIGNAL MOSFET MODEL LECTURE ORGANIZATION Outline Introduction to modeling Operation of the MOS transistor Simple large signal model

More information

Field Effect Transistors

Field Effect Transistors Field Effect Transistors LECTURE NO. - 41 Field Effect Transistors www.mycsvtunotes.in JFET MOSFET CMOS Field Effect transistors - FETs First, why are we using still another transistor? BJTs had a small

More information

LOW VOLTAGE ANALOG IC DESIGN PROJECT 1. CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN. Prof. Dr. Ali ZEKĐ. Umut YILMAZER

LOW VOLTAGE ANALOG IC DESIGN PROJECT 1. CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN. Prof. Dr. Ali ZEKĐ. Umut YILMAZER LOW VOLTAGE ANALOG IC DESIGN PROJECT 1 CONSTANT Gm RAIL TO RAIL INPUT STAGE DESIGN Prof. Dr. Ali ZEKĐ Umut YILMAZER 1 1. Introduction In this project, two constant Gm input stages are designed. First circuit

More information

Homework Assignment 06

Homework Assignment 06 Question 1 (2 points each unless noted otherwise) Homework Assignment 06 1. True or false: when transforming a circuit s diagram to a diagram of its small-signal model, we replace dc constant current sources

More information

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS

ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS ANALYSIS AND DESIGN OF ANALOG INTEGRATED CIRCUITS Fourth Edition PAUL R. GRAY University of California, Berkeley PAUL J. HURST University of California, Davis STEPHEN H. LEWIS University of California,

More information

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B

Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Preliminary Exam, Fall 2013 Department of Electrical and Computer Engineering University of California, Irvine EECS 170B Problem 1. Consider the following circuit, where a saw-tooth voltage is applied

More information

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET

Depletion-mode operation ( 공핍형 ): Using an input gate voltage to effectively decrease the channel size of an FET Ch. 13 MOSFET Metal-Oxide-Semiconductor Field-Effect Transistor : I D D-mode E-mode V g The gate oxide is made of dielectric SiO 2 with e = 3.9 Depletion-mode operation ( 공핍형 ): Using an input gate voltage

More information

FET, BJT, OpAmp Guide

FET, BJT, OpAmp Guide FET, BJT, OpAmp Guide Alexandr Newberry UCSD PHYS 120 June 2018 1 FETs 1.1 What is a Field Effect Transistor? Figure 1: FET with all relevant values labelled. FET stands for Field Effect Transistor, it

More information

Prof. Paolo Colantonio a.a

Prof. Paolo Colantonio a.a Prof. Paolo Colantonio a.a. 20 2 Field effect transistors (FETs) are probably the simplest form of transistor, widely used in both analogue and digital applications They are characterised by a very high

More information

using dc inputs. You will verify circuit operation with a multimeter.

using dc inputs. You will verify circuit operation with a multimeter. Op Amp Fundamentals using dc inputs. You will verify circuit operation with a multimeter. FACET by Lab-Volt 77 Op Amp Fundamentals O circuit common. a. inverts the input voltage polarity. b. does not invert

More information

EE 210 Lab Exercise #5: OP-AMPS I

EE 210 Lab Exercise #5: OP-AMPS I EE 210 Lab Exercise #5: OP-AMPS I ITEMS REQUIRED EE210 crate, DMM, EE210 parts kit, T-connector, 50Ω terminator, Breadboard Lab report due at the ASSIGNMENT beginning of the next lab period Data and results

More information

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design.

Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. ECEN 622(ESS) Nonlinear Macromodeling of Amplifiers and Applications to Filter Design. By Edgar Sanchez-Sinencio Thanks to Heng Zhang for part of the material OP AMP MACROMODELS Systems containing a significant

More information

CDS 101/110: Lecture 8.2 PID Control

CDS 101/110: Lecture 8.2 PID Control CDS 11/11: Lecture 8.2 PID Control November 16, 216 Goals: Nyquist Example Introduce and review PID control. Show how to use loop shaping using PID to achieve a performance specification Discuss the use

More information

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1

Lecture 16. Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Lecture 16 Complementary metal oxide semiconductor (CMOS) CMOS 1-1 Outline Complementary metal oxide semiconductor (CMOS) Inverting circuit Properties Operating points Propagation delay Power dissipation

More information

ETIN25 Analogue IC Design. Laboratory Manual Lab 2

ETIN25 Analogue IC Design. Laboratory Manual Lab 2 Department of Electrical and Information Technology LTH ETIN25 Analogue IC Design Laboratory Manual Lab 2 Jonas Lindstrand Martin Liliebladh Markus Törmänen September 2011 Laboratory 2: Design and Simulation

More information

Magnetic Levitation System

Magnetic Levitation System Magnetic Levitation System Electromagnet Infrared LED Phototransistor Levitated Ball Magnetic Levitation System K. Craig 1 Magnetic Levitation System Electromagnet Emitter Infrared LED i Detector Phototransistor

More information

PowerAmp Design. PowerAmp Design PAD541 COMPACT POWER OP AMP

PowerAmp Design. PowerAmp Design PAD541 COMPACT POWER OP AMP PowerAmp Design COMPACT POWER OP AMP Rev E KEY FEATURES LOW COST HIGH VOLTAGE 00 VOLTS HIGH OUTPUT CURRENT 5 AMPS 50 WATT DISSIPATION CAPABILITY 00 WATT OUTPUT CAPABILITY 0.63 HEIGHT SIP DESIGN APPLICATIONS

More information

Abstract :In this paper a low voltage two stage Cc. 1. Introduction. 2.Block diagram of proposed two stage operational amplifier and operation

Abstract :In this paper a low voltage two stage Cc. 1. Introduction. 2.Block diagram of proposed two stage operational amplifier and operation Small signal analysis of two stage operational amplifier on TSMC 180nm CMOS technology with low power dissipation Jahid khan 1 Ravi pandit 1, 1 Department of Electronics & Communication Engineering, 1

More information

Homework Assignment 03

Homework Assignment 03 Homework Assignment 03 Question 1 (Short Takes), 2 points each unless otherwise noted. 1. Two 0.68 μf capacitors are connected in series across a 10 khz sine wave signal source. The total capacitive reactance

More information

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering

University of Southern C alifornia School Of Engineering Department Of Electrical Engineering University of Southern C alifornia School Of Engineering Department Of Electrical Engineering EE 348: Homework Assignment #08 Spring, 2001 (Due 04/26/2001) Choma Problem #35: The NMOS transistors in the

More information

The Operational Amplifier as a differential voltage-controlled voltage source

The Operational Amplifier as a differential voltage-controlled voltage source The Operational Amplifier as a differential voltage-controlled voltage source Operational amplifiers (op amps) are high performance differential amplifiers. They have inverting and noninverting inputs

More information

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design

EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design EECE488: Analog CMOS Integrated Circuit Design Set 7 Opamp Design References: Analog Integrated Circuit Design by D. Johns and K. Martin and Design of Analog CMOS Integrated Circuits by B. Razavi All figures

More information

(b) 25% (b) increases

(b) 25% (b) increases Homework Assignment 07 Question 1 (2 points each unless noted otherwise) 1. In the circuit 10 V, 10, and 5K. What current flows through? Answer: By op-amp action the voltage across is and the current through

More information

MOS Field Effect Transistors

MOS Field Effect Transistors MOS Field Effect Transistors A gate contact gate interconnect n polysilicon gate source contacts W active area (thin oxide area) polysilicon gate contact metal interconnect drain contacts A bulk contact

More information

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits

Microelectronic Circuits II. Ch 10 : Operational-Amplifier Circuits Microelectronic Circuits II Ch 0 : Operational-Amplifier Circuits 0. The Two-stage CMOS Op Amp 0.2 The Folded-Cascode CMOS Op Amp CNU EE 0.- Operational-Amplifier Introduction - Analog ICs : operational

More information

Operational Amplifiers Part I of VI What Does Rail-to-Rail Input Really Mean? by Bonnie C. Baker Microchip Technology, Inc.

Operational Amplifiers Part I of VI What Does Rail-to-Rail Input Really Mean? by Bonnie C. Baker Microchip Technology, Inc. Operational Amplifiers Part I of VI What Does Rail-to-Rail Input Really Mean? by Bonnie C. Baker Microchip Technology, Inc. bonnie.baker@microchip.com Some single-supply operational amplifier advertisements

More information

James Lunsford HW2 2/7/2017 ECEN 607

James Lunsford HW2 2/7/2017 ECEN 607 James Lunsford HW2 2/7/2017 ECEN 607 Problem 1 Part A Figure 1: Negative Impedance Converter To find the input impedance of the above NIC, we use the following equations: V + Z N V O Z N = I in, V O kr

More information

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics

Electronic CAD Practical work. Week 1: Introduction to transistor models. curve tracing of NMOS transfer characteristics Electronic CAD Practical work Dr. Martin John Burbidge Lancashire UK Tel: +44 (0)1524 825064 Email: martin@mjb-rfelectronics-synthesis.com Martin Burbidge 2006 Week 1: Introduction to transistor models

More information