symbols s 1 and s 0 are transmitted simultanously from the transmitters at time instant t. At time instant t + T,the
|
|
- Horatio Charles
- 5 years ago
- Views:
Transcription
1 2 Fifth IEEE Intrnational Symposium on Elctronic sign, Tst & Applications FPGA Implmntation of a Ral Tim Maximum Liklihood Spac-Tim codr on a MIMO Softwar Radio Tst Platform Ptr J. Grn and smond P. Taylor partmnt of Elctrical and omputr Enginring Univrsity of antrbury hristchurch, Nw Zaland drgrnptr@gmail.com taylor@lc.cantrbury.ac.nz Abstract This papr dscribs th concpt, architctur, dvlopmnt and dmonstration of a ral tim, maximum liklihood Alamouti dcodr for a wirlss 4-transmit 4-rcivr multipl input and multipl output (MIMO) Smart Softwar Radio Tst Systm (SASRATS) platform. It is implmntd on a Xilinx Virtx 2 Pro Fild Programmabl Gat Array (FPGA). Hardwar, firmwar, us of th Xilinx or Gnrator Intllctual Proprty moduls and xprimntal vrification of th dcodr ar discussd. Kywords-ral-tim implmntation; Alamouti; FPGA; maximum liklihood dcodr; MIMO; softwar radio tst platform RX 3 RX 2 RX RX 4 Analog own onvrtr 7 MHz IF Analog- igital onvrtr irct igital Synthsizr 65 MHz lock S Sync igital own onvrtr NO Sync SP5632 Sync Synchronizr I ata Output Xilinx Virtx 2 Pro FPGA I. INTROUTION Th proposd systm implmntation is dvlopd on an xisting MIMO Smart Softwar RAdio Tst Systm (SASRATS) platform [], [2] dsignd to tst and vrify various spac tim architcturs and algorithms. Th 4 rcivrs complmnt a 4-transmittr spac tim (ST) ncoding platform [3] dsignd and dvlopd for ral-tim tsting of ST coding schms dvlopd by Alamouti [4] and othrs mntiond in [5]. Th primary objctiv is to incras systm capacity and prformanc through th us of multipl antnnas, mploying spatial multiplxing and ST coding and dcoding. Spatial multiplxing and divrsity tchniqus ar currntly adoptd in th IEEE 82.n draft spcification to fully xploit th bnfit of MIMO channls. Th focus of this papr is on th digital basband portion of th systm, particularly th ral-tim implmntation of th Alamouti dcodr on a Xilinx Virtx 2 Pro FPGA. Othr MIMO tstbds [6], [7] typically prform post procssing oprations such as channl stimation and Alamouti dcoding in Matlab aftr capturing larg batchs of data. Ral-tim implmntation of a 2 Alamouti dcodr was brifly dscribd by [8]. Our work dscribs in dtail, th ral-tim implmntation of a maximum liklihood 2 2 Alamouti dcoding implmntation xtnding to a 2 4 systm on th SASRATS platform. II. OVERVIEW OF THE SASRATS ARHITETURE Th basic architctur of th SASRATS rcivrs is shown in Figur. Th analogu portion amplifis, translats and Figur. SASRAT 4 rcivr systm architctur with th Xilinx FPGA channl stimator filtrs a rcivd radio frquncy signal at 95 MHz or 2.4 GHz to an intrmdiat frquncy of 7 MHz whr digitization and bandpass sampling occurs. Th output of th analog to digital convrtr is thn fd into a digital down convrtr which digitally downconvrts, dcimats and filtrs th input data to produc basband in-phas (I) and quadratur phas () signals for furthr procssing. Th SASRATS rcivrs work asynchronously with th transmittrs and w hav dvlopd and implmntd ral-tim algorithms for carrir and symbol timing synchronization [9] and also channl stimation oprations [] in SP and FPGA. W adopt a fdforward approach through th us of known training symbols (data-aidd) or prambls at th transmittr to rsolv magnitud and phas ambiquitis in Rayligh flat fading channls. W assum that th channls chang only slowly during th priod btwn training prambls. A portion of th FPGA prforms ral-tim channl stimation as dscribd in []. In a 4-transmitr and 4- rcivr (4 4) MIMO systm, ach rcivr must stimat 4 distinct channls with a total of 6 channl stimats for 4 rcivrs. III. OVERVIEW OF ALAMOUTI SHEME Th Alamouti schm is th only orthogonal spac-tim block cod using complx signals for two transmit antnnas which provids full divrsity of 2 and full rat of. For mor / $26. 2 IEEE OI.9/EA
2 than two transmit antnnas, th goal is to dsign transmission cods that achiv full divrsity at th highst possibl rat with low dcoding complxity. In our 2 2 MIMO implmntation, w us two distinct training cods ovr 2 tim multiplxd prambl slots at th transmittr. Whn on transmittr is snding training data in on tim slot, th othr is off. Ths 26-bit prambls ar GSM training squnc cods (TS) and []. Th two transmittrs thn transmit 28 spac-tim ncodd data symbols simultanously bfor th cycl rpats. At th transmittr, th SASRATS transmittrs ar programmd to run a 2 transmit Alamouti ncoding schm, whr two symbols, s and s, ar transmittd simultanously from two transmittrs at tim instant t. At tim instant t + T,th symbols s and s ar transmittd simultanously from th transmittrs whr * rprsnts th complx conjugat. Th transmission matrix is rprsntd by [ ] s s S = s s () Th transmittd symbols travl throug indpndnt channls h and h to a rcivr whr noiss n and n ar addd to th rcivd signals. h and h ar complx multiplicativ distortions assumd constant across two conscutiv symbols. This is dpictd in Figur 2. TX s - s h = TX s * s h 3 = h = RX = n n n n 2 3 RX SASRATS hannl Estimator SASRATS hannl Estimator r r r r 2 3 h h h 3 ombinr s Maximum Liklihood tctor h h VIRTEX FPGA to ombinr h 3 s s to Maximum Liklihood tctor Figur 2. Block diagram of Alamouti dcoding implmntation on SASRATS platform It is shown in [4] that at th input of th combinr, th rciv signals ar givn by r = r(t) =h s + h s + n r = r(t + T )= h s + h s + n (2) s In our implmntation[], a ral-tim FPGA basd channl stimator producs th stimats ĥ and ĥ and this information is fd to th combinr to yild two combind output signals s = ĥ r + ĥr s = ĥ r ĥr (3) Th signals s and s ar snt to th maximum liklihood (ML) dtctor so that ML stimats ˆs and ˆs can b mad of s and s. As w us PSK modulation of th symbols at th transmittr (qual nrgy constllations), th ML dtctor dos not nd channl stimats and th dcision rul in th ML dtctor is simplifid to choos s i iff d 2 ( s,s i ) d 2 ( s,s k ), i = k for ˆs and choos s i iff d 2 ( s,s i ) d 2 ( s,s k ), i = k for ˆs whr d 2 (x, y) is th squard Euclidan distanc btwn signals x and y. Th complxity of th combinr and ML dtctor dpnds on typ of modulation. Binary phas shift kyd (BPSK) symbols ar th simplst to dtct. tction of non qual nrgy modulation schms rquir channl stimats in th ML dtctor and has highr complxity. Th prsnt work considrs BPSK and PSK implmntations only. Implmntation of a MIMO 2 transmittr and 2 rcivr Alamouti systm, rquirs th stimation of 4 channls (ĥ, ĥ, ĥ2 and ĥ3), 2 at ach rcivr as shown in Figur 2. In this situation, th output of combinr yilds 2 outputs s = ĥ r + ĥr + ĥ 2 r 2 + ĥ3r 3 s = ĥ r ĥr + ĥ 3 r 2 ĥ2r 3 (4) whr ĥ2 and ĥ3 ar channl stimats from th scond rcivr. In th cas of a 2 2 Alamouti implmntation using PSK signals, th ML dcodr rmains unchangd xcpt for th combinr. As sn from (4), th combinr output s is actually th sum of s from rcivr and s from rcivr. Likwis, s is actually th sum of s from rcivr and s from rcivr. Thus a 2 M Alamouti implmntation can b asily implmntd by summing togthr th appropriat combinr outputs from M rcivrs bfor fding on ML dtctor. In an xtndd vrsion of Alamouti for 4 transmittrs [2], full rat is achivd but th systm is half rank (quasi-orthogonal) with som loss in divrsity as transmittd symbols cannot b fully dcoupld. Tarokh s STB schm [3] for 4 transmittrs on th othr hand, achivs complt orthogonality at half th full rat. Tarokhs schm suffrs no loss in divrsity and rcivr dcoding is simplr as th transmittd symbols can b fully dcoupld. Th dcoding of th Alamouti ncodd signals is a linar procss and our SASRATS rcivr systm dsign implmnts th combinr and maximum liklihood dtction on th Xilinx Virtx 2 Pro FPGA board using th Xilinx Intgratd Systm Enviromnt (ISE) Foundation dsign tool. 4
3 At th SASRATS rcivrs, th I and outputs ar fd into a Xilinx Univrsity Program Virtx 2 Pro vlopmnt Systm board basd on th Virtx 2 Pro X2VP3 with 3,86 logic clls. This low cost dvlopmnt board from igilnt Inc. has four 2-bit wid ports which ar idal for our 4 rcivr systm. Th complt dsign is implmntd using a top down hirarchical schmatic ntry approach on th Xilinx Intgratd Systm Enviromnt (ISE) Foundation dsign tool. VHL cod can also b intgratd as a block with othr schmatic componnts if dsird. W hav also mad xtnsiv us of various Xilinx or Gnrator intllctual proprty(ip) moduls incorporatd within th ISE Foundation toolst to shortn dsign cycl tim. h* r h r* h* r h r* h_x(6:) h_y2(6:) r_x(6:) r_y(6:) h_x(6:) h_y(6:) r_x(6:) r_y2(6:) h_x(6:) h_y2(6:) r_x(6:) r_y(6:) h_x(6:) h_y(6:) r_x(6:) r_y2(6:) OMPLEX MUIPLIERS ar(6:) ai(6:) br(6:) bi(6:) c ar(6:) ai(6:) br(6:) bi(6:) c ar(6:) ai(6:) br(6:) bi(6:) c ar(6:) ai(6:) br(6:) bi(6:) c pr(6:) pi(6:) pr(6:) pi(6:) pr(6:) pi(6:) pr(6:) pi(6:) ER A(6:) S(6:) B(6:) A(6:) S(6:) B(6:) A(6:) S(6:) B(6:) A(6:) S(6:) B(6:) SUBTRATOR RE_S(6:) IMJ_S(6:) RE_S(6:) IMG_S(6:) R(s) Img(s) OUTPUTS R(s) Img(s) IV. IMPLEMENTATION OF THE ALAMOUTI AN ML EOER W bgin by first dscribing th ovrall architctur of th Alamouti 2 dcoding schm for PSK modulatd rcivd symbols as shown in Figur 3. r, r h h X_IN(6:) Y_IN(6:) ENABLE h_x(6:) h_y(6:) h_x(6:) h_y(6:) GLOBAL_ PRE- X_IN(6:) Y_IN(6:) h_y(6:) h_y(6:) r_x(6:) r_y(6:) r_x(6:) r_y2(6:) h_y2(6:) h_y2(6:) GLOBAL_ s_ s_ s_ ML_LATH_ s_ ATA_OUTPUT OUTPUT ATA FORMATTER r_x(6:) r_y(6:) RE_S(6:) r_x(6:) r_y2(6:) IMJ_S(6:) h_y2(6:) h_y2(6:) h_x(6:) h_y(6:) h_x(6:) RE_S(6:) h_y(6:) IMG_S(6:) S S MAXIMUM LIKELIHOO ETETOR SYMBOL_A(6:) RE_Si(6:) SYMBOL_B(6:) SYMBOL_(6:) IMG_Si(6:) SYMBOL_(6:) SYMBOL_A(6:) RE_Si(6:) SYMBOL_B(6:) SYMBOL_(6:) IMG_Si(6:) SYMBOL_(6:) A(5:) B(5:) (5:) (5:) A(5:) B(5:) (5:) (5:) BIT_ BIT_ BIT_ BIT_ OUTPUT OUTPUT_BITS Figur 3. Block diagram of th Alamouti combinr and maximum liklihood dtctor implmntation on th SASRATS rcivr platform Th architctur consists of svral blocks; th prcombinr, combinr, ML dtctor and output data formattr. Th inputs into th pr-combinr block consist of 6-bit I and data and channl stimats ĥ and ĥ which rmain static for th duration of 28 data symbols. On rcipt of th ata Valid (V) puls from th channl stimator, th pr-combinr circuitry latchs to captur r and r ovr two symbol priods and calculats th complx conjugats of ĥ, ĥ and r ndd in th combinr. This is achivd by prforming a two s complmnt opration on th imaginary parts of ĥ, ĥ and r using th Xilinx Two s omplmnt IP modul. Th combinr block as shown in Figur 4 calculats s and s. Th product trms ĥ r, ĥr, ĥ r and ĥrar first calculatd in 4 sparat Xilinx omplx Multiplir v2. IP blocks. Th product trms ĥ r and ĥr ar thn summd to comput s. Th signal s is thn formd by taking diffrnc btwn ĥ r and ĥr by two proprly configurd Xilinx Addr/Subtractr v7. IP cors rspctivly. S S Figur 4. Block diagram of th combinr Th outputs s and s, ar thn fd into th maximum liklihood (ML) dtctor procssing block. Th ML block consist of 2 paralll and indpndnt sts of Euclidan distanc calculators and minimum distanc comparators as shown in Figur 3 whr th dcision statistics, s and s ar procssd indpndntly. R(s) RE_Si(6:) Imag(s) IMG_Si(6:) SYMBOL IFFEREN A(6:) A(6:) A(6:) A(6:) A(6:) A(6:) A(6:) A(6:) S(6:) S(6:) S(6:) S(6:) S(6:) S(6:) S(6:) S(6:) SUARER a(6:) b(6:) a(6:) b(6:) a(6:) b(6:) a(6:) b(6:) a(6:) b(6:) a(6:) b(6:) a(6:) b(6:) a(6:) b(6:) o(6:) o(6:) o(6:) o(6:) o(6:) o(6:) o(6:) o(6:) A(6:) B(6:) A(6:) B(6:) A(6:) B(6:) A(6:) B(6:) ER PARALLEL SUARE EULIEAN ISTAN ALULATOR S(6:) S(6:) S(6:) S(6:) OUTPUTS SYMBOL_A(6:) SYMBOL_A () SYMBOL_B(6:) SYMBOL_B () SYMBOL_(6:) SYMBOL_ () SYMBOL_(6:) SYMBOL_ () Figur 5. Block diagram of th squard uclidan distanc block in th ML dtctor Th Euclidan distanc calculator block shown in Figur 5 first calculats in paralll, th diffrnc btwn th symbol dcision statistic and 4 prstord PSK symbols (±.77 ± j.77). Th ral and imaginary parts of ach symbol ar thn squard and addd togthr. Th 4 squard Euclidan distanc outputs (A,B, and ) ar fd into th minimum Euclidan distanc comparator block shown in Figur 6. Th minimum Euclidan distanc comparator is implmntd using 6 two-input magnitud comparators. Thr ar two outputs (x > y,x < y) from ach comparator. Th outputs from th various comparators ar AN d togthr 4
4 A[5:] B[5:] A[5:] B[5:] A[5:] B[5:] A[5:] B[5:] A[5:] B[5:] A[5:] B[5:] LR LR LR LR OR4 OR2 OR2 SYMBOL_A(6:) RE_Si(6:) SYMBOL_B(6:) SYMBOL_(6:) IMG_Si(6:) SYMBOL_(6:) SYMBOL_A(6:) RE_Si(6:) SYMBOL_B(6:) SYMBOL_(6:) IMG_Si(6:) SYMBOL_(6:) X_IN(6:) r_x(6:) Y_IN(6:) r_y(6:) h_y(6:) h_y(6:) r_x(6:) r_y2(6:) h_y2(6:) h_y2(6:) X_IN(6:) r_x(6:) Y_IN(6:) r_y(6:) h_y(6:) h_y(6:) r_x(6:) r_y2(6:) h_y2(6:) h_y2(6:) A(5:) B(5:) (5:) (5:) A(5:) B(5:) (5:) (5:) BIT_ BIT_ BIT_ BIT_ r_x(6:) r_y(6:) RE_S(6:) r_x(6:) r_y2(6:) IMJ_S(6:) h_y2(6:) h_y2(6:) h_x(6:) h_y(6:) h_x(6:) RE_S(6:) h_y(6:) IMG_S(6:) r_x(6:) r_y(6:) r_x(6:) r_y2(6:) h_y2(6:) h_y2(6:) h_x(6:) h_y(6:) h_x(6:) h_y(6:) RE_S(6:) IMJ_S(6:) RE_S(6:) IMG_S(6:) GLOBAL_ s_ s_ s_ ML_LATH_ s_ ATA_OUTPUT S_X_RX(6:) S_Y_RX(6:) S_X_RX(6:) S_Y_RX(6:) S_X_RX(6:) S_Y_RX(6:) S_X(6:) S_X_RX(6:) S_Y(6:) S_Y_RX(6:) S_X_RX2(6:) S_X(6:) S_Y_RX2(6:) S_Y(6:) S_X_RX2(6:) S_Y_RX2(6:) S_X_RX3(6:) S_Y_RX3(6:) S_X_RX3(6:) S_Y_RX3(6:) A B A(5:) B(5:) (5:) (5:) MAGNITUE OMPARATORS OMPM6 A,B OMPM6 A, OMPM6 A, OMPM6 B, OMPM6 B, OUTPUT LATHES 'A' IS MIN F_ 'B' IS MIN F_ '' IS MIN F_ '' IS MIN F_ OMPM6 HOOSE_A, HOOSE_B HOOSE_ HOOSE_ BIT_ PSK EOE BITS Figur 6. Block diagram of th minimum distanc comparator block in th ML dtctor BIT_ r, r RX_ h h h2 h3 r2, r3 S S X_IN(6:) Y_IN(6:) h_x(6:) h_y(6:) h_x(6:) h_y(6:) X_IN_RX(6:) Y_IN_RX(6:) RX RX _RX h_x_rx(6:) h_y_rx(6:) h_x_rx(6:) h_y_rx(6:) PRE- _RX _RX _RX MAXIMUM LIKELIHOO ETETOR S S GLOBAL_ OUTPUT ATA FORMATTER MUI SUMMER OUTPUT OUTPUT_BITS S S OVERFLOW Figur 7. Block diagram of t X 2 Alamouti implmntation and latchd basd on th following minimum magnitud slction critrion which chooss A iff (A <B)&(A<) &(A<), B iff (A >B)&(B<)&(B<), iff (A >)&(B>)&(<), iff (A >)& (B >)&(>4). Only on of th four outputs gos high whn th critrion is mt. Thn th latchd outputs ar fd into two OR gats to dcod th stimatd PSK symbol into bits. Thus ach magnitud comparator for ˆs or ˆs has on 2-bit output which rprsnts ithr,, or. Th output data formattr placs th bit stimats of ˆs and ˆs in th corrct tim position rsulting in a continuous srial bit output which can b stord and chckd agaisnt th original srial bit stram snt at th transmittr for bit rror rat masurmnts. Th systm outputs 4 bits for vry pair of PSK symbols rcivd. Th Alamouti 2 2 dcoding schm on our tstbd is implmntd by duplicating th pr-combinr and combinr blocks for th scond rcivr whr th combinr outputs of both rcivrs ar summd togthr in a multi-rcivr summr block as dfind by (4), as shown in Figur 7, to form th nw combind output s and s prior to ML dtction. Th sam procss is rpatd for th Alamouti 2 3 and 2 4 schms. In all cass, only on ML dtctor block is ndd. Th sam modular approach can b usd to implmnt Tarokh s 4 orthogonal STB [3] with som xtnsions to th rcivr pr-combinr, combinr and ML dtctor dsign. Applying Tarokh s thory of complx gnralisd orthogonal dsigns [3] to a 4 4 schm for xampl, rquirs th pr-combinr to stor sts of 8 rcivd symbols and 4 channl stimats pr rcivr prior to combining, ML dtction and stimation of 4 symbols. Implmntation is byond th scop of this papr, but is straightforward. V. EXPERIMENTAL VERIFIATION OF THE ML ETETOR Th first xprimnt to tst th opration of th ML dtctor is prformd on a 2 stup of th SASRATS platform as shown in Figur 8. TX and TX ach transmit tim IGITAL TRANSMITTER TX IGITAL TRANSMITTER TX Figur 8. vrification HP 759B RAIO FREUENY HANNEL SIMULATOR OMPUTER NIA Input IGITAL RX XILINX VIRTEX 2 PRO EVELOPMENT BOAR SASRATS stup with HP759B for channl stimation multiplxd GSM prambls TS cods and rspctivly btwn data frams at 95 MHz. Th two transmittrs ar programmd to transmit Alamouti spac-tim ncodd data during th data fram. Th modulation is BPSK and symbol rat is 5 kbaud. In this xprimnt, a Hwltt Packard 759B radio frquncy channl simulator is programmd to gnrat two indpndnt uncorrlatd Rayligh flat fading channls. 48 kbit stimats from th output of th ML dtctor ar capturd by th NIA card and compard with th actual transmittd bits in Matlab. Alamouti [4] assums that thy ar constant across two conscutiv symbols but in a practical implmntation, this rquirmnt is difficult to mt. In our xprimnt, it is assumd constant across th ntir data fram of 28 symbols. W hav vrifid in Matlab that at an avrag SNR valu of 25 db, thr ar virtually no rrors proving th corrct opration of th ntir 42
5 systm on FPGA. Th xprimnt was rpatd with PSK modulation of data symbols with similar rsults. To tst opration with mor than on rcivr, th SAS- RATS platform is rconfigurd into a 2 2 MIMO systm with th HP759B rmovd as th channl simulator cannot gnrat mor than 2 Rayligh fading channls. In th lab, 4 antnnas spacd sufficintly apart ar connctd to th transmittr outputs and rcivr inputs. It was found that undr ths conditions, th channls at 95MHz ar highly corrlatd and xprinc almost no fading. W ar abl to procss th information from th FPGA to confirm opration of th ML spac-tim dcodr. At a high SNR valu of 3 db, thr ar no rrors dspit highly corrlatd channls using both BPSK and PSK modulatd symbols. W hav also tstd th SASRATS platform configurd as a 2 4 Alamouti MIMO systm with xcllnt prformanc. VI. ONLUSIONS W hav dscribd th implmntation of a ral tim maximum liklihood Alamouti dcodr for us on our MIMO platform implmntd on an FPGA using th Xilinx ISE tool and or Gnrator IP moduls. W hav also xprimntally vrifid th opration of th dcodr in a closd Alamouti 2 divrsity schm using an RF channl simulator and also in an opn 2 2 and 2 4 antnna basd systm undr corrlatd channl conditions. REFERENS [7] S. aban t al., Vinna MIMO tstbd, EURASIP Journal on Applid Signal Procssing, vol , pp. 3, 26. [8] P. F. P. Murphy and. ick, An fpga implmntation of alamoutis transmit divrsity tchniqu, Univrsity of Txas WNG Wirlss Ntworking Symposium, Oct. 23. [9] P. Grn and. Taylor, Implmntation of four ral-tim softwar dfind rcivrs and a spac-tim dcodr using xilinx virtx 2 pro fild programmabl gat array, Procdings of th Third IEEE Intrnational Workshop on Elctronic sign, Tst and Applications., pp , Jan. 26. [], Implmntation of a ral-tim multipl input multipl output channl stimator on th smart antnna softwar radio tst systm platform using th xilinx virtx 2 pro fild programmabl gat array, Procdings of t6 IEEE Intrnational onfrnc on Fild Programmabl Tchnology., pp , c. 26. [] ETSI/GSM, Multiplxing and multipl accss on th radio path, GSM Rcommndations ocumnt 5.2 Vrsion 3.8, c [2] M. Rupp and. Mcklnbraukr, On xtndd alamouti schms for spac-tim coding, Wirlss Prsonal Multimdia ommunications, 22. Th 5th Intrnational Symposium on, vol., pp. 5 9, Oct. 22. [3] V. Tarokh, H. Jafarkhani, and A. aldrbank, Spac-tim block cods from orthogonal dsigns, IEEE Transactions on Information Thory, vol. 45, no. 5, pp , 999. [] P. Grn and. Taylor, Smart antnna softwar radio tst systm, Procdings of th First IEEE Intrnational Workshop on Elctronic sign, Tst and Applications., vol.,pp , Jan. 22. [2], Exprimntal vrification of spac-tim algorithms using th smart antnna softwar radio tst systm (sasrats) platform, Prsonal, Indoor and Mobil Radio ommunications, 24. PIMR 24. 5th IEEE Intrnational Symposium on, vol. 4, pp , 24. [3], Implmntation of a high spd four transmittr spac-tim ncodr using fild programmabl gat array and paralll digital signal procssors, Procdings of th Third IEEE Intrnational Workshop on Elctronic sign, Tst and Applications., pp , Jan. 26. [4] S. Alamouti, Spac block coding: A simpl transmittr divrsity tchniqu for wirlss communications, IEEE J. Slct. Aras. ommunication, vol. 6, pp , Oct [5]. Gsbrt t al., From thory to practic: An ovrviw of mimo spac-tim codd wirlss systms, IEEE Journal on Slctd Aras in ommunications, vol. 2, pp , Apr. 23. [6] R. M. Rao t al., Multi-antnna tstbds for rsarch and ducation in wirlss communications, IEEE ommunications Magazin, vol. 42, no. 2, pp. 72 8,
3G Evolution. OFDM Transmission. Outline. Chapter: Subcarriers in Time Domain. Outline
Chaptr: 3G Evolution 4 OFDM Transmission Dpartmnt of Elctrical and Information Tchnology Johan Löfgrn 2009-03-19 3G Evolution - HSPA and LTE for Mobil Broadband 1 2009-03-19 3G Evolution - HSPA and LTE
More information90 and 180 Phase Shifter Using an Arbitrary Phase-Difference Coupled-line Structure
This articl has bn accptd and publishd on J-STAGE in advanc of copyditing. Contnt is final as prsntd. IEICE Elctronics Exprss, Vol.* No.*,*-* 90 and 80 Phas Shiftr Using an Arbitrary Phas-Diffrnc Coupld-lin
More informationImplementation of Space Time Block Codes for Wimax Applications
Implementation of Space Time Block Codes for Wimax Applications M Ravi 1, A Madhusudhan 2 1 M.Tech Student, CVSR College of Engineering Department of Electronics and Communication Engineering Hyderabad,
More informationCH 7. Synchronization Techniques for OFDM Systems
CH 7. Synchronization Tchnius for OFDM Systms 1 Contnts [1] Introduction Snsitivity to Phas Nois Snsitivity to Fruncy Offst Snsitivity to Timing Error Synchronization Using th Cyclic Extnsion l Tim synchronization
More informationRECOMMENDATION ITU-R M.1828
Rc. ITU-R M.188 1 RECOMMENDATION ITU-R M.188 Tchnical and oprational rquirmnts for aircraft stations of aronautical mobil srvic limitd to transmissions of tlmtry for flight tsting in th bands around 5
More informationLogic Design 2013/9/26. Outline. Implementation Technology. Transistor as a Switch. Transistor as a Switch. Transistor as a Switch
3/9/6 Logic Dsign Implmntation Tchnology Outlin Implmntation o logic gats using transistors Programmabl logic dvics Compl Programmabl Logic Dvics (CPLD) Fild Programmabl Gat Arrays () Dynamic opration
More informationTheory and Proposed Method for Determining Large Signal Return Loss or Hot S22 for Power Amplifiers Using Phase Information
Thory and Proposd Mthod for Dtrmining arg Signal Rturn oss or Hot S for Powr Amplifirs Using Phas Information Patrick Narain and Chandra Mohan (Skyworks Solutions, Inc.) Introduction: Powr amplifirs (s)
More informationLab 12. Speed Control of a D.C. motor. Controller Design
Lab. Spd Control of a D.C. motor Controllr Dsign Motor Spd Control Projct. Gnrat PWM wavform. Amplify th wavform to driv th motor 3. Masur motor spd 4. Masur motor paramtrs 5. Control spd with a PD controllr
More informationComparison of Conventional Subspace-Based DOA Estimation Algorithms With Those Employing Property-Restoral Techniques: Simulation and Measurements
'EEE CUPC' 96, Cambridg, MA, Sptmbr 29 - Octobr 2, 1996 Comparison of Convntional Subspac-Basd DOA Estimation Algorithms With Thos Employing Proprty-Rstoral Tchniqus: Simulation and Masurmnts Rias Muhamd
More informationDETERMINATION OF ELECTRONIC DISTANCE MEASUREMENT ZERO ERROR USING KALMAN FILTER
Europan Scintific Journal Sptmbr 24 dition vol., No.27 ISSN: 87 788 (rint) - ISSN 87-743 DETERMINATION OF ELECTRONIC DISTANCE MEASUREMENT ZERO ERROR USING KALMAN FILTER Onuwa Owuashi, hd Dpartmnt of Goinformatics
More informationPAPR REDUCTION TECHNIQUES IN OFDM SYSTEMS USING DCT AND IDCT
PAPR REDUCTIO TECHIQUES I OFDM SYSTEMS USIG DCT AD IDCT 1 S. SUJATHA P. DAAJAYA 1 Rsarch Scholar, Dpartmnt ECE, Pondichrry Enginring Collg, Pondichrry, India Profssor, Dpartmnt of ECE, Pondichrry Enginring
More informationCommon Collector & Common Base Amplifier Circuits
xprimnt (6): ommon ollctor & as Amplification ircuit xprimnt No. (6) ommon ollctor & ommon as Amplifir ircuits Study Objctiv: (1) To comput and masur th basic charactristics of & amplification. (2) To
More informationPerformance of Extended Super-Orthogonal Space -Time Trellis Coded OFDM system
Prformanc of Etndd Supr-Orthogonal Spac -im rllis Codd OFDM systm Ilsanmi B. Oluwafmi, Studnt Mmbr,IEEE, and Stanly H. Mnny, Mmbr IEEE School of Elctrical, Elctronic and Computr Enginring Univrsity of
More informationReal Time Speed Control of a DC Motor Based on its Integer and Non-Integer Models Using PWM Signal
Enginring, Tchnology & Applid Scinc Rsarch Vol. 7, No. 5, 217, 1976-1981 1976 Ral Tim Spd Control of a DC Motor Basd on its Intgr and Non-Intgr Modls Using PWM Signal Abdul Wahid Nasir Elctrical & Elctronics
More informationIntroduction to Digital Signal Processing
Chaptr Introduction to. Introduction.. Signal and Signal Procssing A signal is dfind as any physical quantity which varis with on or mor indpndnt variabls lik tim, spac. Mathmatically it can b rprsntd
More informationChapter 2 Fundamentals of OFDM
Chaptr 2 Fundamntal of OFDM 2. OFDM Baic [9] Th baic principl of OFDM i to divid th high-rat data tram into many low rat tram that ach i tranmittd imultanouly ovr it own ubcarrir orthogonal to all th othr.
More informationTime of Arrival Estimation for WLAN Indoor Positioning Systems using Matrix Pencil Super Resolution Algorithm
Tim of Arrival Estimation for WLAN Indoor Positioning Systms using Matrix Pncil Supr Rsolution Algorithm Ali AASSIE ALI 1, and A. S. OMAR 2 FEIT- IESK,Chair of Microwav and Communication Enginring Postfach
More informationAnalysis the Performance of Coded WSK-DWDM Transmission System
Intrnational Journal of Enginring and Tchnology Volum No., Dcmbr, Analysis th rformanc of Codd WSK-DWDM Transmission Systm Bobby Barua Assistant rofssor, Dpartmnt of EEE, Ahsanullah Univrsity of Scinc
More informationAvailable online at ScienceDirect. International Conference On DESIGN AND MANUFACTURING, IConDM 2013
Availabl onlin at www.scincdirct.com ScincDirct Procdia Enginring 64 ( 03 ) 46 55 Intrnational Confrnc On DESIGN AND MANUFACTURING, IConDM 03 Rsourc utilization of multi-hop CDMA wirlss snsor ntworks with
More informationIEEE Broadband Wireless Access Working Group <
IEEE C802.16j-07/409 Projct Titl IEEE 802.16 Broadband Wirlss Accss Working Group A Proposal for Transmission of FCH, MAP, R-FCH, R-MAP in Non-transparnt Rlay Systm with Cntralizd
More informationTALLINN UNIVERSITY OF TECHNOLOGY. IRO0140 Advanced Space Time-Frequency Signal Processing. Individual Work
TALLINN UNIVERSITY OF TECHNOLOGY IRO14 Advancd Spac Tim-Frquncy Signal Procssing Individual Work Toomas Ruubn Tallinn 1 Thory about sprad spctrum scanning signals: W will start our practical work with
More informationOnline Publication Date: 15 th Jun, 2012 Publisher: Asian Economic and Social Society. Computer Simulation to Generate Gaussian Pulses for UWB Systems
Onlin Publication Dat: 15 th Jun, 01 Publishr: Asian Economic and Social Socity Computr Simulation to Gnrat Gaussian Pulss for UWB Systms Ibrahim A. Murdas (Elctrical Dpartmnt, Univrsity of Babylon, Hilla,Iraq)
More informationSemi Blind Channel Estimation with Training-Based Pilot in AF Two- Way Relaying Networks
Intrnational Journal of Currnt Enginring and chnology E-ISSN 77 406, P-ISSN 347 56 07 INPRESSCO, All Rights Rsrvd Availabl at http://inprssco.com/catgory/ijct Rsarch Articl Smi Blind Channl Estimation
More informationUsing SigLab for Production Line Audio Test
APPLICATION NOTE Using SigLab for Production Lin Audio Tst SigLab is idal for charactrizing audio componnts. Both its input and output subsystms hav low nois, low distortion and low cross talk. SigLab's
More informationA Pilot Aided Averaging Channel Estimator for DVB-T2
> mm 13-48 IEEE BMSB 2013 < 1 A Pilot Aidd Avraging Channl Estimator for DVB-T2 Spiridon Zttas, Pavlos I. Lazaridis, Zaharias D. Zaharis, Stylianos Kasampalis, and John Cosmas, Snior Mmbr, IEEE Abstract
More informationIntroduction to Medical Imaging. Signal Processing Basics. Strange Effects. Ever tried to reduce the size of an image and you got this?
Strang Effcts Introduction to Mdical Imaging Evr trid to rduc th siz of an imag and you got this? Signal Procssing Basics Klaus Mullr Computr Scinc Dpartmnt Stony Brook Univrsity W call this ffct aliasing
More informationGrid Impedance Estimation for Islanding Detection and Adaptive Control of Converters
Grid Impdanc Estimation for Islanding Dtction and Adaptiv Control of Convrtrs Abdlhady Ghanm, Mohamd Rashd, Mark Sumnr, M. A. El-says and I. I. I. Mansy Dpartmnt of Elctrical and Elctronics Enginring,
More informationPolyphase Modulation Using a FPGA for High-Speed Applications
Polyphas Modulation Using a FPGA or High-Spd Applications Fbruary 008, vrsion.0 Application ot 5 Introduction Polyphas Modulation This application not rviws and analys a polyphas modulation schm that gnrats
More informationRClamp2451ZA. Ultra Small RailClamp 1-Line, 24V ESD Protection
- RailClamp Dscription RailClamp TVS diods ar ultra low capacitanc dvics dsignd to protct snsitiv lctronics from damag or latch-up du to ESD, EFT, and EOS. Thy ar dsignd for us on high spd ports in applications
More informationA Fast and Safe Industrial WLAN Communication
Transactions of th ISCIE, Institut Vol. 29, of Systms, No. 1, pp. Control 29 39, and 216 Transactions Information Enginrs of ISCIE, Vol. 29, No. 1, pp. 29 39, 216 29 Papr A Fast and Saf Industrial WLAN
More informationInverter fault Analysis in Permanent Magnet Synchronous Motor using Matlab & Simulink
Invrtr fault Analysis in Prmannt Magnt Synchronous Motor using Matlab & Simulink 1 Shashank Gupta, 2 Ashish Srivastava, 3 Dr. Anurag Tripathi 1 Sr. Lcturr, MPEC, Kanpur, 2 Sr. Lcturr, MPEC, Kanpur, 3 Associat
More informationThe Trouton Rankine Experiment and the End of the FitzGerald Contraction
Th Trouton Rankin Exprimnt and th End of th FitzGrald Contraction Dr. Adrian Sfarti 1. Abstract Assuming that FitzGrald was right in his contraction hypothsis, Trouton sought for mor positiv vidnc of its
More informationTest Results of a Digital Beamforming GPS Receiver in a Jamming Environment Alison Brown and Neil Gerein, NAVSYS Corporation
Tst Rsults of a Digital Bamforming GPS Rcivr in a Jamming Environmnt Alison Brown and Nil Grin, NAVSYS Corporation BIOGRAPHY Alison Brown is th Prsidnt and CEO of NAVSYS Corporation. Sh has a PhD in Mchanics,
More informationEGNOS SYSTEM TEST BED
EGNOS SYSTEM TEST BED P. Michl, H. Scrtan &Co GNSS-1 Projct Offic ESA/CNES EGNOS Projct Offic Outlin Introduction ESTB programmatic and main highlights ESTB-MTB systm architctur ovrviw ESTB Oprations Ovrviw
More informationIntegrated INS/GPS Navigation System
Intrnational Journal on Elctrical Enginring and Informatics - Volum 10, Numbr 3, Sptmbr 2018 Intgratd INS/GPS Navigation Systm Targ Mahmoud and Bambang Riyanto Trilaksono School of Elctrical Enginring
More informationETSI TS V1.2.1 ( )
TS 101 376-5-4 V1.2.1 (2002-04) Tchnical Spcification GEO-Mobil Radio Intrfac Spcifications; Part 5: Radio intrfac physical layr spcifications; Sub-part 4: Modulation; GMR-1 05.004 2 TS 101 376-5-4 V1.2.1
More informationEnhancing the Performance of Ultra-Tight Integration of GPS/PL/INS: A Federated Filter Approach
Journal of Global Positioning Systms (2006) Vol. 5, No. 1-2:96-104 Enhancing th Prformanc of Ultra-ight Intgration of GPS/PL/INS: A Fdratd Filtr Approach D. Li, J. Wang, S. Babu School of Survying and
More informationMaking carrier frequency offset an advantage for orthogonal frequency division multiplexing
Univrsity of Wollongong Rsarch Onl Faculty of Informatics - Paprs (Archiv Faculty of Engrg and Information Sccs 8 Mag carrir frquncy offst an advantag for orthogonal frquncy division multiplxg iaojg uang
More informationSmart 4G network:-implementation of SDR & SON with Automatic EM Radiation control Prakash Pancholy, Jyoti Kushwaha, Richa Chitranshi
Smart 4G ntwork:-mplmntation of SR & with Automatic M Radiation control Prakash Pancholy, Jyoti Kushwaha, Richa Chitranshi Abstract With th rapid dvlopmnt of numbr of mobil tchnologis and air intrfacs
More informationAnalysis and Practical Comparison of Wireless LAN and Ultra-Wideband Technologies for Advanced Localization
Analysis and ractical Comparison of Wirlss LAN and Ultra-Widband Tchnologis for Advancd Localization Stfan Gallr, Jns Schrodr, Golalh Rahmatollahi, Kyandoghr Kyamakya, and Klaus Jobmann Abstract In this
More informationPerformance Analysis and Architecture Design of Vector-Based Ultra- Tightly Coupled GPS/INS Integration on satellite Faults
Prformanc Analysis and Architctur Dsign of Vctor-Basd Ultra- ightly Coupld GPS/INS Intgration on satllit Faults XING-LI SUN 1 WAN-ONG CHEN YAN HAN 1 1 School of Information and Communication Enginring,
More informationConducted EMI of Switching Frequency Modulated Boost Converter
doi: 1.7/cc-13-9 13 / 3 Conductd of Switching Frquncy Modulatd Boost Convrtr Dniss Stpins (Rsarchr, Riga Tchnical Univrsity) Abstract In this papr conductd lctromagntic intrfrnc () of boost convrtr with
More informationFrequency Estimation of Unbalanced Three-Phase Power Systems Using the Modified Adaptive Filtering
Amrican Journal of Signal Procssing 05, 5(A): 6-5 DOI: 0.593/s.ajsp.0.03 Frquncy Estimation of Unbalancd Thr-Phas Powr Systms Using th Modifid Adaptiv Filtring Amir Rastgarnia,*, Azam Khalili, Vahid Vahidpour,
More informationA DSP-based Discrete Space Vector Modulation Direct Torque Control of Sensorless Induction Machines
25 A DSP-basd Discrt Spac ctor Modulation Dirct orqu Control of Snsorlss Induction Machins F. Khoucha, K. Marouani, A. Khloui, K. Aliouan UER Elctrotchniqu, EMP(Ex-ENIA) BP 7 Bordj-El-Bahri, Algirs, Algria
More informationSignals and Systems Fourier Series Representation of Periodic Signals
Signals and Systms Fourir Sris Rprsntation of Priodic Signals Chang-Su Kim Introduction Why do W Nd Fourir Analysis? Th ssnc of Fourir analysis is to rprsnt a signal in trms of complx xponntials x t a
More informationPERFORMANCE ANALYSIS OF DIGITAL BEAMFORMING ALGORITHMS
IJRET: Intrnational Journal of Rsarch in Enginring and Tchnology ISSN: 39-63 pissn: 3-738 PERFORMANCE ANALYSIS OF DIGITAL BEAMFORMING ALGORITMS Sushma K M, Manjula Dvi T Digital Communication and Ntworking
More informationGV60 VALORSTAT PLUS OPERATING INSTRUCTIONS. VALORSTAT PLUS GV60 Electronic Ignition Remote Control
GV60 VALORSTAT PLUS OPERATING INSTRUCTIONS VALORSTAT PLUS GV60 Elctronic Ignition Rmot Control Valor modls using th ValorStat PLUS Rmot Control Portrait 530I Vogu 1300 Horizon 534I Linar L1 1500 Horizon
More informationDPCCH Gating Gain for Voice over IP on HSUPA
DPCCH Gating Gain for Voic ovr IP on HSUPA Oscar Frsan, Tao Chn, Esa Malkamäki, Tapani Ristanimi Institut of Communications Enginring, Tampr Univrsity of Tchnology P.O. Box 553, FIN-33101, Tampr, Finland
More informationLinearization of Two-way Doherty Amplifier by Using Second and Fourth Order Nonlinear Signals
3 Linarization of Two-way Dohrty Amplifir by Using Scond and Fourth Ordr Nonlinar Signals Alksandar Atanasković and Nataša Malš-Ilić Abstract In this papr, a two-way Dohrty amplifir with th additional
More informationSGM Ω, 300MHz Bandwidth, Dual, SPDT Analog Switch
GENERAL DESCRIPTION Th SGM4717 is a dual, bidirctional, singl-pol/ doubl-throw (SPDT) CMOS analog switch dsignd to oprat from a singl 1.8V to 5.5V supply. It faturs high-bandwidth (300MHz) and low on-rsistanc
More informationIEEE Broadband Wireless Access Working Group < Draft Document for SC-FDE PHY Layer System for Sub 11 GHz BWA
Projct Titl Dat Submittd IEEE 802.16 Broadband Wirlss Accss Working Group Draft Documnt for SC-FDE PHY Layr Systm for Sub 11 GHz BWA 2001-05-17 Sourc(s) Anadr Bnyamin-Syar Harris Corporation
More informationABSTRACT. KUMAR, MISHA. Control Implementations for High Bandwidth Shunt Active Filter. (Under the direction of Dr Subhashish Bhattacharya).
ABSTRACT KUMAR, MISHA. Control Implmntations for High Bandwidth Shunt Activ Filtr. (Undr th dirction of Dr Subhashish Bhattacharya). Th prsnc of multipl harmonics in th powr lin du to various nonlinar
More informationANALYSIS ON THE COVERAGE CHARACTERISTICS OF GLONASS CONSTELLATION
ANALYSIS ON THE COVERAGE CHARACTERISTICS OF GLONASS CONSTELLATION Itm Typ txt; rocdings Authors Hui, Liu; Qishan, Zhang ublishr Intrnational Foundation for Tlmtring Journal Intrnational Tlmtring Confrnc
More informationMatched filter based algorithm for blind recognition of OFDM systems
Matchd filtr basd algorithm for blind rcognition of OFDM systms Abdlaziz Bouzgzi, Philipp Ciblat, and Pirr Jallon CEA-LETI, MIATEC - Grnobl, Franc (Email: abdlaziz.bouzgzi@ca.fr, pirr.jallon@ca.fr) EST,
More informationFuzzy Anti-Windup Schemes for PID Controllers
Intrnational Journal of Applid Enginring Rsarch ISSN 9734562 Volum Numbr 3 (26) pp. 29536 Rsarch India Publications http://www.ripublication.com/ijar.htm Fuzzy AntiWindup Schms for PID Controllrs E. Chakir
More informationCoexistence between WiMAX and Existing FWA Systems in the Band 3500 MHz
Procdings of th Intrnational MultiConfrnc of Enginrs and Computr Scintists 28 Vol II IMECS 28, 19-21 March, 28, Hong Kong Coxistnc btwn WiMAX and Existing FWA Systms in th Band 35 MHz Zaid A. Shamsan,
More informationImpact Analysis of Damping Resistors in Damped Type Double Tuned Filter on Network Harmonic Impedance
pact Analysis of Damping Rsistors in Dampd Typ Doubl Tund Filtr on Ntwork Harmonic pd R.Madhusudhana Rao Assistant Profssor, Elctrical and Elctronics Dpartmnt V R Siddhartha Enginring Collg, Vijayawada,
More information1.1 Transmission line basic concepts: Introduction to narrow-band matching networks
. Transmission lin basic concpts: ntroduction to narrow-band matching ntworks March Francsc Torrs, luís Pradll, Jorg Miranda oltag and currnt in th transmission lin For any losslss transmission lin: whr
More informationPackage: H: TO-252 P: TO-220 S: TO-263. Output Voltage : Blank = Adj 12 = 1.2V 15 = 1.5V 18 = 1.8V 25 = 2.5V 33 = 3.3V 50 = 5.0V 3.3V/3A.
Faturs Advancd Powr 3-Trminal ustabl or Fixd.V,.5V,.8V,.5V, 3.3V or 5.V Output Maximum Dropout.4V at Full Load Currnt Fast Transint Rspons Built-in Thrmal Shutdown Output Currnt Limiting Good Nois Rjction
More informationHSMS-2823 RF mixer/detector diode
Products > RF Is/iscrts > Schottky iods > Surfac Mount > HSMS-282 HSMS-282 RF mixr/dtctor diod scription ifcycl status: ctiv Faturs Th HSMS-282x family of schottky diods ar th bst all-round choic for most
More informationA simple automatic classifier of PSK and FSK signals using characteristic cyclic spectrum
Mathmatical Mthods and chniqus in Enginring and Environmntal Scinc A simpl automatic classifir of PSK and FSK signals using charactristic cyclic spctrum ANONIN MAZALEK, ZUZANA VANOVA, VOJECH ONDYHAL, VACLAV
More informationA Synthesis-free Directional Modulation Transmitter using Retrodirective Array
A Synthsis-fr Dirctional Modulation Transmittr using Rtrodirctiv Array Ding, Y., & Fusco, V. (06. A Synthsis-fr Dirctional Modulation Transmittr using Rtrodirctiv Array. IEEE Journal of Slctd Topics in
More informationUplink CoMP under a Constrained Backhaul and Imperfect Channel Knowledge
Uplink CoMP undr a Constraind Backhaul and Imprfct Channl Knowldg Patrick Marsch, Mmbr, IEEE, and Grhard Fttwis, Fllow, IEEE arxiv:00.3356v [cs.it] 7 Fb 00 Abstract Coordinatd Multi-Point (CoMP) is known
More informationJ. Electrical Systems 9-3 (2013): Regular paper
Z.M.S. El- Barbary J. Elctrical Systms 9-3 (13): 31-38 JES Corrsponding author: Dpartmnt of Elctrical Enginring, Kafrlshikh Univrsity, Tanta, Egypt, Egypt Dpartmnt of Elctrical Enginring, King Khalid Univrsity,
More informationDesign and FPGA Implementation of Channelizer & Frequency Hopping for Advanced SATCOM System
Intrnational Journal on cnt and Innovation Trnds in Computin and Communication ISSN 232 869 Volum: Issu: 6 Dsin and FPG Implmntation of Channlizr & Frquncy Hoppin for dvancd STCOM Systm Mahsh Kumar¹, Dura
More informationWIDEBAND SPECTRUM SENSING FOR COGNITIVE RADIO
WIDEBAD SPECTRU SESIG FOR COGITIVE RADIO José Viira, Ana aria Tomé and Danil alafaia Univrsidad d Aviro / IEETA Dpartamnto d Elctrónica, Tlcomunicaçõs Informática Aviro, Portugal ABSTRACT In this work
More informationFAST INVERSE TONE MAPPING WITH REINHARD S GLOBAL OPERATOR. Yuma Kinoshita, Sayaka Shiota and Hitoshi Kiya
FAST IVERSE TOE MAPPIG WITH REIHARD S GLOBAL OPERATOR Yuma Kinoshita, Sayaka Shiota and Hitoshi Kiya Tokyo Mtropolitan Univrsity Dpartmnt of Information and Communication Systms Tokyo, Japan ABSTRACT This
More informationPerformance Comparison between 6-Port and 5-Port homodyne circuits for DOA Estimation
Procdings of th 4th WSEAS Int. Confrnc on Elctromagntics, Wirlss and Optical Communications, Vnic, Italy, Novmbr 20-22, 2006 85 Prformanc Comparison btwn 6-Port and 5-Port homodyn circuits for DOA Estimation
More informationSGM8621/2/3/4 250µA, 3MHz, Rail-to-Rail I/O CMOS Operational Amplifiers
PRODUCT DESCRIPTION Th SGM86(singl), SGM86(dual), SGM86(singl with shutdown) and SGM864(quad) ar low nois, low voltag, and low powr oprational amplifirs, that can b dsignd into a wid rang of applications.
More information4.5 COLLEGE ALGEBRA 11/5/2015. Property of Logarithms. Solution. If x > 0, y > 0, a > 0, and a 1, then. x = y if and only if log a x = log a y.
/5/05 0 TH EDITION COLLEGE ALGEBRA 4.5 Eponntial and Logarithmic Equations Eponntial Equations Logarithmic Equations Applications and Modling LIAL HORNSBY SCHNEIDER 4.5-4.5 - Proprty of Logarithms If >
More informationTransient Voltage Suppressors / ESD Protectors
Transint Voltag Supprssors / ES Protctors PACN04/4/44/45/46 Faturs Two, thr, four, fiv, or six transint voltag supprssors Compact SMT packag savs board spac and facilitats layout in spac-critical applications
More informationPAPR REDUCTION OF OFDM SIGNALS USING SELECTIVE MAPPING AND CLIPPING HYBRID SCHEME. Victor Cuteanu, Alexandru Isar
2th Europan Signal Procssg Confrnc (EUSIPCO 212 Bucharst, Romania, August 27-31, 212 PAPR REDUCTIO OF OFDM SIGALS USIG SELECTIVE MAPPIG AD CLIPPIG HYBRID SCHEME Victor Cutanu, Alandru Isar Polithnica Univrsity,
More informationCATTLE FINISHING RETURN
CATTLE FINISHING RETURN S E R I E S Novmbr 2011 CATTLE FINISHING NET RETURNS This articl discusss rcnt trnds in fding cost of gain and cattl finishing profitability. Svral sourcs of data wr usd to comput
More information16 th Coherent Laser Radar Conference (June 20, 2011, Long Beach CA, USA)
Novmbr 3, 11 16 th Cohrnt Lasr adar Confrnc 1/18 16 th Cohrnt Lasr adar Confrnc (Jun, 11, Long Bach CA, USA) Dvlopmnt of Cohrnt -μm Diffrntial Absorption and Wind Lidar with lasr frquncy offst locking
More informationESX10-10x-DC24V-16A-E electronic circuit protector
Dscription Th plug-in typ ESX10 lctronic circuit protctor slctivly disconncts DC 2 V load circuits by rsponding fastr than th switch mod powr supply to ovrload conditions. Th manual ON/ OFF switch on th
More informationAdaptive Power System Stabilizer Using ANFIS and Genetic Algorithms
Procdings of th 44th IEEE Confrnc on Dcision and Control, and th Europan Control Confrnc 005 Svill, Spain, Dcmbr -5, 005 ThC0. Adaptiv Powr Systm Stabilizr Using ANFIS and Gntic Algorithms J. Frail-Ardanuy,
More informationImplementation of a High Speed Four Transmitter Space-Time Encoder using Field Programmable Gate Array and Parallel Digital Signal Processors
Implementation of a High Speed Four Transmitter Space-Time ncoder using Field Programmable Gate Array and Parallel Signal Processors Peter J. Green and Desmond P. Taylor Department of lectrical and omputer
More informationPerformance Analysis of BLDC Motor for Sinusoidal and Trapezoidal Back-Emf using MATLAB/SIMULINK Environment
Prformanc Analysis of BLDC Motor for Sinusoidal and Trapzoidal Back-Emf using MATLAB/SIMULINK Environmnt Pramod Pal Dpartmnt of Elctrical Enginring Maulana AzadNational Institut of Tchnology Bhopal, India
More informationMigration ATV11 - ATV12
Th ATV12 is compatibl with th ATV11 (latst vrsion), nvrthlss som diffrncs can xist btwn both drivs. Both modls (ATV11 and ATV12) ar availabl in hatsink or bas plat vrsions. Attntion: ATV11 "E" Dimnsions
More informationDepartment of Humanities & Religious Studies Assessment Plan (REV 6/16)
Dpartm of Humanitis & Rligious Studis Plan (REV 6/16) Larning Goals Outcoms 1. Knowldg of Human Culturs: Studs Humanitis & Rligious Studis should b abl to dmonstrat knowldg of human culturs, thir valus
More informationUltra-Tight GPS/INS/PL Integration: Kalman Filter Performance Analysis
Ultra-Tight GPS/INS/PL Intgration: Kalman Filtr Prformanc Analysis Ravindra Babu, Jinling Wang School of Survying and Spatial Information Systms Univrsity of Nw South Wals Abstract: Th smooth functioning
More informationEECE 301 Signals & Systems Prof. Mark Fowler
EECE 301 Signals & Systms Prof. Mark Fowlr ot St #25 D-T Signals: Rlation btwn DFT, DTFT, & CTFT Rading Assignmnt: Sctions 4.2.4 & 4.3 of Kamn and Hck 1/22 Cours Flow Diagram Th arrows hr show concptual
More informationSGM8631/2/3/4 470µA, 6MHz, Rail-to-Rail I/O CMOS Operational Amplifiers
PRODUCT DESCRIPTION Th SGM86(singl), SGM86(dual), SGM86(singl with shutdown) and SGM864(quad) ar low nois, low voltag, and low powr oprational amplifirs, that can b dsignd into a wid rang of applications.
More informationSGM721/2/3/4 970µA, 10MHz, Rail-to-Rail I/O CMOS Operational Amplifiers
PRODUCT DESCRIPTION Th SGM7 (singl), SGM7 (dual), SGM7 (singl with shutdown) and SGM74 (quad) ar low nois, low voltag, and low powr oprational amplifirs, that can b dsignd into a wid rang of applications.
More informationOn parameters determination of multi-port equivalent scheme for multi-winding traction transformers
ARCHIVES OF EECRICA ENGINEERING VO. 6(), pp. 7-7 (5) DOI.55/a-5- On paramtrs dtrmination of multi-port quivalnt schm for multi-winding traction transformrs ADEUSZ J. SOBCZYK, JOSEPH E HAYEK Cracow Univrsity
More informationComparative performance of forwarding protocols based on detection probability and search angle in a Multi-hop CDMA wireless sensor networks
Intrnational Journal o Snsors and Snsor Ntworks 014; (): 14-5 Publishd onlin Jun 30, 014 (http://www.scincpublishinggroup.com/j/ijssn) doi: 10.11648/j.ijssn.01400.11 Comparativ prormanc o orwarding protocols
More informationEfficient loop-back testing of on-chip ADCs and DACs
Efficint loop-back tsting of on-chip ADCs and DACs Hak-soo Yu, Jacob A. Abraham, Sungba Hwang, Computr Enginring Rsarch Cntr Th Univrsity of Txas at Austin Austin, TX 787, USA Jongjin Roh Elctrical and
More information4NPA. Low Frequency Interface Module for Intercom and Public Address Systems. Fig. 4NPA (L- No )
ow Frquncy Intrfac Modul for Intrcom and Public ddrss ystms Fig. ( No. 2.320) t a Glanc: ow frquncy (F) control of thirdparty amplifirs in intrcom systms onncting call stations with lin control in public
More informationSPX mA Low Drop Out Voltage Regulator with Shutdown FEATURES Output 3.3V, 5.0V, at 400mA Output Very Low Quiescent Current Low Dropout Voltage
400mA Low Drop Out Voltag Rgulator with Shutdown FEATURES Output 3.3V, 5.0V, at 400mA Output Vry Low Quiscnt Currnt Low Dropout Voltag Extrmly Tight Load and Lin Rgulation Vry Low Tmpratur Cofficint Currnt
More informationA Simple And Efficient Implemantation Of Interleaved Boost Converter
A Simpl And Efficint Implmantation Of Intrlavd Boost Convrtr Nasir Coruh Dpartmnt of Elctrical Eninrin ncoruh@kocali.du.tr Satilmis Urun Civil Aviation Coll urun@kocali.du.tr Tarik Erfidan Dpartmnt of
More informationLHCb Kalman filter cross architecture studies
LHCb Kalman filtr cross architctur studis Danil Hugo Cámpora Pérz Univrsidad d Svilla, CERN. Gnva, Switzrland. E-mail: dcampora@crn.ch Abstract. Th 2020 upgrad of th LHCb dtctor will vastly incras th rat
More informationRotor Speed Control of Micro Hydro Synchronous Generator Using Fuzzy PID Controller
Procdings of th 2nd Sminar on Enginring and Information Tchnology Rotor Spd Control of Micro Hydro Synchronous Gnrator Using Fuzzy PID Controllr C. S. Chin K. T. K. To P. Nlakantan Elctrical and Elctronics
More informationChalmers Publication Library
Chalmrs Publication Library Ovrviw of dvlopmnts of th lvn Fds This documnt has bn downloadd from Chalmrs Publication Library (CPL). It is th author s vrsion of a work that was accptd for publication in:
More informationMaking the Leap: Achieving Centimeter-Range Accuracy with UAVs. Francois Gervaix Product Manager, Surveying
Making th Lap: Achiving Cntimtr-Rang Accuracy with UAVs Francois Grvaix Product Managr, Survying About snsfly A tam of ovr 150 passionat popl 100-200 units/month #1 in fixd-wing mapping drons (worldwid
More informationDirection Finding and Positioning Algorithm with COLD- ULA Based on Quaternion Theory
Journal of Communications Vol. 9, No., Octobr 4 Dirction Finding and Positioning Algoritm wit COLD- ULA Basd on Quatrnion Tory Lanmi Wang, Ziai Cn, and Guibao Wang Scool of Pysics and Optolctronic Enginring,
More informationSGM8521/2/4 150kHz, 4.7µA, Rail-to-Rail I/O CMOS Operational Amplifiers
// PRODUCT DESCRIPTION Th (singl),sgm8 (dual) and SGM8 (quad) ar rail-to-rail input and output voltag fdback amplifirs offring low cost. Thy hav a wid input common-mod voltag rang and output voltag swing,
More informationEngagement Schedule. Schedule M-3 Tutorial. December 07 United States
Engagmnt Schdul M-3 Tutorial Schdul M-3 Tutorial Dcmbr 07 Unitd Stats Schdul M-3 Schdul M-3 applis to: C and S Corporations whr Total Assts ar qual or gratr than $10 million OR consolidatd d ntity Partnrships
More informationSample. Pearson BTEC Levels 4 Higher Nationals in Engineering (RQF) Unit 15: Automation, Robotics and Programmable Logic Controllers (PLCs)
Unit WorkBook 2 Lvl 4 ENG U5: Autoation, Robotics and Prograabl Logic Controllrs (PLCs) 28 UniCours Ltd. All Rights Rsrvd. Parson BTEC Lvls 4 Highr Nationals in Enginring (RQF) Unit 5: Autoation, Robotics
More informationLine Differential Protection Scheme Modelling for Underground 420 kv Cable Systems
Lin Diffrntial Protction Schm Modlling for Undrground 4 kv abl Systms EMTD/PSD Rlays Modlling Michal Sztykil, laus Lth ak Dpartmnt of Enrgy Tchnology alborg Univrsity alborg, Dnmark clb@it.aau.dk Wojcich
More informationAsian Power Electronics Journal
Asian Powr Elctronics Journal, Vol.5 No.1 Aug 211 Asian Powr Elctronics Journal PERC, HK PolyU i Asian Powr Elctronics Journal, Vol.5 No.1 Aug 211 Copyright Th Hong Kong Polytchnic Univrsity 211 All right
More information