CSE 237A Winter 2018 Homework 1
|
|
- Natalie Knight
- 5 years ago
- Views:
Transcription
1 CSE 237A Winter 2018 Homework 1 Problem 1 [10 pts] a) As discussed in the lecture, ARM based systems are widely used in the embedded computing. Choose one embedded application and compare features (e.g., speed, power, etc) and architecture elements (e.g., SIMD, RISC, etc) of the ARM processor with one of the DSPs discussed in class when it comes to that particular application. b) We also talked about Digital Signal Processor (DSP). Many DSP uses fixed-point design instead of floating-point. Give a practical application in which fixed point computation would be the right choice. List 3 major advantages and 3 drawbacks of the fixed-point design over the floating-point.
2 Problem 2 [10 pts] a) Modern embedded systems use different types of memories. Compare and contrast the following memories: i) SRAM ii) DRAM iii) Scratch pad memory iv) PCRAM Discuss i) how do they differ, ii) what are their common uses in a system design, and iii) list a few examples of embedded applications that would be benefit from each, and why. b) We also talked about various emerging non-volatile memory (NVM) technologies. The followings are some of the discussed NVMs: Memory STT-RAM (MRAM) PCRAM ReRAM Replacement candidate for current architecture SRAM cache replacement DRAM main memory and storage NAND flash, embedded NOR flash For each of the three memories, describe its key characteristics, and discuss/contrast why it is a suitable candidate for replacing conventional memory.
3 Problem 3 [10 pts] Assume an embedded system which consists of a sensor, an 8-bit A/D converter, and a single-core processor. The processor sequentially runs two tasks, an interrupt handler and an application. - The sensor outputs an analog voltage signal at a frequency of 50 khz - The A/D converter reads the sensor outputs and provides readings to the interrupt handler for the application. Then, the application can process each sample. - The maximum voltage that the A/D converter can read without quantization error is 5.1V, and the minimum is 0V - The interrupt handler processes each sample with 100 instructions - The processor can execute 1 instruction per cycle - The processor runs at 40 MHz Answer following questions. Show all work to get the full credit. a) What is the minimum sampling frequency of the A/D converter to avoid aliasing? b) What is the maximum quantization error of the A/D converter? What is the 8-bit representation of the voltage of 1.4 V? Assume that the A/D converter outputs for 0V. c) To read and process every sample without aliasing, what is the maximum number of instructions that can be executed by the application?
4 d) Let assume that the application executes 150 instructions. While running the interrupt handler and application, the processor is in active state. Once the application processes one sample, the processor can go to a sleep state until the next sample arrives from the A/D converter. i) Calculate average power consumption of the whole system. Use the table shown below and the sampling frequency obtained in part a) ii) Briefly discuss how the average power consumption changes if the A/D converter has higher sampling frequencies Sensor A/D converter Processor 5mW 50mW Active: 3 W / Sleep: 1 W
5 Problem 4 [10 pts] Consider that a single processor runs 3 periodic tasks which are defined in the table below. Worst case execution time (WCET) Period A 1 4 B 1 10 C 2 x a) Find the minimum period of task C, x, which fulfills the rate-monotonic inequality, where x is an integer. Show all work to get the full credit. Hint: 2 1/ ; 2 1/ ; 2 1/ x = b) Using x found in part a, fill tasks scheduled by RM in the table below. Assume the following: - All tasks arrive at the time t = 0. - If multiple tasks have the same priority, use alphabetic order to break the tie e.g., if task A and task B have the same priority, run task A first Time Time
6 c) What is the minimum period of the task C which is actually schedulable using RM? Is it the same as x found in part a? If not, fill the table below with the minimum period. Assume the following: - All tasks arrive at the time t = 0. - If multiple tasks have the same priority, use alphabetic order to break the tie e.g., if task A and task B have the same priority, run task A first The minimum period = Time Time Why? Show all work to get the full credit.
7 Problem 5 [10 pts] a) Given the three tasks, illustrate the Lamport s logical times on each dot b) For the same tasks, illustrate the timestamps using vector time on each dot
Used Semiconductor Manufacturing Equipment: Looking for Sales in All the Right Places. Study Number MA108-09
Study Number MA108-09 August 2009 Copyright Semico Research, 2009. All rights reserved. Reproduction in whole or part is prohibited without permission of Semico. The contents of this report represent
More informationLecture Perspectives. Administrivia
Lecture 29-30 Perspectives Administrivia Final on Friday May 18 12:30-3:30 pm» Location: 251 Hearst Gym Topics all what was covered in class. Review Session Time and Location TBA Lab and hw scores to be
More informationHardware Platforms and Sensors
Hardware Platforms and Sensors Tom Spink Including material adapted from Bjoern Franke and Michael O Boyle Hardware Platform A hardware platform describes the physical components that go to make up a particular
More informationAN EFFICIENT ALGORITHM FOR THE REMOVAL OF IMPULSE NOISE IN IMAGES USING BLACKFIN PROCESSOR
AN EFFICIENT ALGORITHM FOR THE REMOVAL OF IMPULSE NOISE IN IMAGES USING BLACKFIN PROCESSOR S. Preethi 1, Ms. K. Subhashini 2 1 M.E/Embedded System Technologies, 2 Assistant professor Sri Sai Ram Engineering
More informationLecture 30. Perspectives. Digital Integrated Circuits Perspectives
Lecture 30 Perspectives Administrivia Final on Friday December 15 8 am Location: 251 Hearst Gym Topics all what was covered in class. Precise reading information will be posted on the web-site Review Session
More informationBridging the Information Gap Between Buffer and Flash Translation Layer for Flash Memory
2011 IEEE Transactions on Consumer Electronics Bridging the Information Gap Between Buffer and Flash Translation Layer for Flash Memory Xue-liang Liao Shi-min Hu Department of Computer Science and Technology,
More informationSensor Network Platforms and Tools
Sensor Network Platforms and Tools 1 AN OVERVIEW OF SENSOR NODES AND THEIR COMPONENTS References 2 Sensor Node Architecture 3 1 Main components of a sensor node 4 A controller Communication device(s) Sensor(s)/actuator(s)
More informationDesign IV. E232 Spring 07
Design IV Spring 07 Class 8 Bruce McNair bmcnair@stevens.edu 8-1/38 Computerized Data Acquisition Measurement system architecture System under test sensor sensor sensor sensor signal conditioning signal
More informationa) List HW and SW components of the device, and briefly discuss how those components are exploited in the embedded systems
CSE 237A Winter 2018 Homework 3 Problem 1 [10 pts] Answer following questions by analyzing the IoT device: Amazon Echo Dot. You should do some research beyond the class material. a) List HW and SW components
More informationHomework 10 posted just for practice. Office hours next week, schedule TBD. HKN review today. Your feedback is important!
EE141 Fall 2005 Lecture 26 Memory (Cont.) Perspectives Administrative Stuff Homework 10 posted just for practice No need to turn in Office hours next week, schedule TBD. HKN review today. Your feedback
More informationLecture 4&5 CMOS Circuits
Lecture 4&5 CMOS Circuits Xuan Silvia Zhang Washington University in St. Louis http://classes.engineering.wustl.edu/ese566/ Worst-Case V OL 2 3 Outline Combinational Logic (Delay Analysis) Sequential Circuits
More informationEEC 216 Lecture #10: Ultra Low Voltage and Subthreshold Circuit Design. Rajeevan Amirtharajah University of California, Davis
EEC 216 Lecture #1: Ultra Low Voltage and Subthreshold Circuit Design Rajeevan Amirtharajah University of California, Davis Opportunities for Ultra Low Voltage Battery Operated and Mobile Systems Wireless
More informationCMPEN 411 VLSI Digital Circuits Spring Lecture 24: Peripheral Memory Circuits
CMPEN 411 VLSI Digital Circuits Spring 2011 Lecture 24: Peripheral Memory Circuits [Adapted from Rabaey s Digital Integrated Circuits, Second Edition, 2003 J. Rabaey, A. Chandrakasan, B. Nikolic] Sp11
More informationDESIGN AND ANALYSIS OF LOW POWER 10- TRANSISTOR FULL ADDERS USING NOVEL X-NOR GATES
DESIGN AND ANALYSIS OF LOW POWER 10- TRANSISTOR FULL ADDERS USING NOVEL X-NOR GATES Basil George 200831005 Nikhil Soni 200830014 Abstract Full adders are important components in applications such as digital
More informationNon-Volatile Memory Characterization and Measurement Techniques
Non-Volatile Memory Characterization and Measurement Techniques Alex Pronin Keithley Instruments, Inc. 1 2012-5-21 Why do more characterization? NVM: Floating gate Flash memory Very successful; lead to
More informationEECS 452 Midterm Closed book part Winter 2013
EECS 452 Midterm Closed book part Winter 2013 Name: unique name: Sign the honor code: I have neither given nor received aid on this exam nor observed anyone else doing so. Scores: # Points Closed book
More information32-bit ARM Cortex-M0, Cortex-M3 and Cortex-M4F microcontrollers
-bit ARM Cortex-, Cortex- and Cortex-MF microcontrollers Energy, gas, water and smart metering Alarm and security systems Health and fitness applications Industrial and home automation Smart accessories
More informationLecture 6: Electronics Beyond the Logic Switches Xufeng Kou School of Information Science and Technology ShanghaiTech University
Lecture 6: Electronics Beyond the Logic Switches Xufeng Kou School of Information Science and Technology ShanghaiTech University EE 224 Solid State Electronics II Lecture 3: Lattice and symmetry 1 Outline
More informationData Acquisition & Computer Control
Chapter 4 Data Acquisition & Computer Control Now that we have some tools to look at random data we need to understand the fundamental methods employed to acquire data and control experiments. The personal
More informationGDM1101: CMOS Single-Chip Bluetooth Integrated Radio/Baseband IC
GDM1101: CMOS Single-Chip Bluetooth Integrated Radio/Baseband IC General Descriptions The GDM1101 is one of several Bluetooth chips offered by GCT. It is a CMOS single-chip Bluetooth solution with integrated
More informationStatus and Prospect for MRAM Technology
Status and Prospect for MRAM Technology Dr. Saied Tehrani Nonvolatile Memory Seminar Hot Chips Conference August 22, 2010 Memorial Auditorium Stanford University Everspin Technologies, Inc. - 2010 Agenda
More informationLecture #29. Moore s Law
Lecture #29 ANNOUNCEMENTS HW#15 will be for extra credit Quiz #6 (Thursday 5/8) will include MOSFET C-V No late Projects will be accepted after Thursday 5/8 The last Coffee Hour will be held this Thursday
More informationFIFO WITH OFFSETS HIGH SCHEDULABILITY WITH LOW OVERHEADS. RTAS 18 April 13, Björn Brandenburg
FIFO WITH OFFSETS HIGH SCHEDULABILITY WITH LOW OVERHEADS RTAS 18 April 13, 2018 Mitra Nasri Rob Davis Björn Brandenburg FIFO SCHEDULING First-In-First-Out (FIFO) scheduling extremely simple very low overheads
More informationFundamentals of Data Converters. DAVID KRESS Director of Technical Marketing
Fundamentals of Data Converters DAVID KRESS Director of Technical Marketing 9/14/2016 Analog to Electronic Signal Processing Sensor (INPUT) Amp Converter Digital Processor Actuator (OUTPUT) Amp Converter
More informationAnalog to Digital Conversion
Analog to Digital Conversion 02534567998 6 4 2 3 4 5 6 ANALOG to DIGITAL CONVERSION Analog variation (Continuous, smooth variation) Digitized Variation (Discrete set of points) N2 N1 Digitization applied
More informationQUIZ. What do these bits represent?
QUIZ What do these bits represent? 1001 0110 1 QUIZ What do these bits represent? Unsigned integer: 1101 1110 Signed integer (2 s complement): Fraction: IBM 437 character: Latin-1 character: Huffman-compressed
More informationChapter 3 Digital Logic Structures
Chapter 3 Digital Logic Structures Transistor: Building Block of Computers Microprocessors contain millions of transistors Intel Pentium 4 (2): 48 million IBM PowerPC 75FX (22): 38 million IBM/Apple PowerPC
More informationFrequency 434=434MHz 868=868MHz 915=915MHz
Ultra Low Power sub GHz Multichannels Transceiver The module is based on Texas Instruments CC0F component. This device combines a flexible, very low power RF transceiver with a powerful MHz Cortex M microcontroller
More informationAnalogue Interfacing. What is a signal? Continuous vs. Discrete Time. Continuous time signals
Analogue Interfacing What is a signal? Signal: Function of one or more independent variable(s) such as space or time Examples include images and speech Continuous vs. Discrete Time Continuous time signals
More informationAnalog to Digital Conversion
Analog to Digital Conversion Why It s Needed Embedded systems often need to measure values of physical parameters These parameters are usually continuous (analog) and not in a digital form which computers
More informationSynthesis of speech with a DSP
Synthesis of speech with a DSP Karin Dammer Rebecka Erntell Andreas Fred Ojala March 16, 2016 1 Introduction In this project a speech synthesis algorithm was created on a DSP. To do this a method with
More informationBased with permission on lectures by John Getty Laboratory Electronics II (PHSX262) Spring 2011 Lecture 9 Page 1
Today 3// Lecture 9 Analog Digital Conversion Sampled Data Acquisition Systems Discrete Sampling and Nyquist Digital to Analog Conversion Analog to Digital Conversion Homework Study for Exam next week
More informationADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION
98 Chapter-5 ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION 99 CHAPTER-5 Chapter 5: ADVANCED EMBEDDED MONITORING SYSTEM FOR ELECTROMAGNETIC RADIATION S.No Name of the Sub-Title Page
More informationTHE content-addressable memory (CAM) is one of the most
254 IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 1, JANUARY 2005 A 0.7-fJ/Bit/Search 2.2-ns Search Time Hybrid-Type TCAM Architecture Sungdae Choi, Kyomin Sohn, and Hoi-Jun Yoo Abstract This paper
More information145M Final Exam Solutions page 1 May 11, 2010 S. Derenzo R/2. Vref. Address encoder logic. Exclusive OR. Digital output (8 bits) V 1 2 R/2
UNIVERSITY OF CALIFORNIA College of Engineering Electrical Engineering and Computer Sciences Department 145M Microcomputer Interfacing Lab Final Exam Solutions May 11, 2010 1.1 Handshaking steps: When
More informationSoftware Design Specification for LLRF Applications at FLASH Version 1.0 Prepared by Zheqiao Geng MSK, DESY Nov. 16, 2009
Software Design Specification for LLRF Applications at FLASH Version 1.0 Prepared by Zheqiao Geng MSK, DESY Nov. 16, 2009 Copyright 2009 by Zheqiao Geng. Any change of this document should be agreed by
More informationSYLLABUS of the course BASIC ELECTRONICS AND DIGITAL SIGNAL PROCESSING. Master in Computer Science, University of Bolzano-Bozen, a.y.
SYLLABUS of the course BASIC ELECTRONICS AND DIGITAL SIGNAL PROCESSING Master in Computer Science, University of Bolzano-Bozen, a.y. 2017-2018 Lecturer: LEONARDO RICCI (last updated on November 27, 2017)
More informationCHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION
34 CHAPTER III THE FPGA IMPLEMENTATION OF PULSE WIDTH MODULATION 3.1 Introduction A number of PWM schemes are used to obtain variable voltage and frequency supply. The Pulse width of PWM pulsevaries with
More informationDigital Systems Laboratory
2012 Fall CSE140L Digital Systems Laboratory Lecture #2 by Dr. Choon Kim CSE Department, UCSD chk034@eng.ucsd.edu Lecture #2 1 Digital Technologies CPU(Central Processing Unit) GPU(Graphics Processing
More informationIntroduction to Real-Time Systems
Introduction to Real-Time Systems Real-Time Systems, Lecture 1 Martina Maggio and Karl-Erik Årzén 16 January 2018 Lund University, Department of Automatic Control Content [Real-Time Control System: Chapter
More informationREAD THIS FIRST: *One physical piece of 8.5x11 paper (you may use both sides). Notes must be handwritten.
READ THIS FIRST: We recommend first trying this assignment in a single sitting. The midterm exam time period is 80 minutes long. Find a quiet place, grab your cheat sheet* and a pencil, and set a timer.
More informationValue Creation of AI in the Manufacturing Industry
Value Creation of AI in the Manufacturing Industry Janet George Fellow/Chief Data Scientist Western Digital Corporation September 28 th, 2016 2016 Western Digital Corporation or its affiliates. All rights
More informationPortland State University MICROCONTROLLERS
PH-315 MICROCONTROLLERS INTERRUPTS and ACCURATE TIMING I Portland State University OBJECTIVE We aim at becoming familiar with the concept of interrupt, and, through a specific example, learn how to implement
More information1) Fixed point [15 points] a) What are the primary reasons we might use fixed point rather than floating point? [2]
473 Fall 2018 Homework 2 Answers Due on Gradescope by 5pm on December 11 th. 165 points. Notice that the last problem is a group assignment (groups of 2 or 3). Digital Signal Processing and other specialized
More informationIES Digital Mock Test
. The circuit given below work as IES Digital Mock Test - 4 Logic A B C x y z (a) Binary to Gray code converter (c) Binary to ECESS- converter (b) Gray code to Binary converter (d) ECESS- To Gray code
More informationUnit level 4 Credit value 15. Introduction. Learning Outcomes
Unit 20: Unit code Digital Principles T/615/1494 Unit level 4 Credit value 15 Introduction While the broad field of electronics covers many aspects, it is digital electronics which now has the greatest
More informationEmbedded Robotics. Software Development & Education Center
Software Development & Education Center Embedded Robotics Robotics Development with ARM µp INTRODUCTION TO ROBOTICS Types of robots Legged robots Mobile robots Autonomous robots Manual robots Robotic arm
More informationSynchronous Mirror Delays. ECG 721 Memory Circuit Design Kevin Buck
Synchronous Mirror Delays ECG 721 Memory Circuit Design Kevin Buck 11/25/2015 Introduction A synchronous mirror delay (SMD) is a type of clock generation circuit Unlike DLLs and PLLs an SMD is an open
More informationReal Time Operating Systems Lecture 29.1
Real Time Operating Systems Lecture 29.1 EE345M Final Exam study guide (Spring 2014): Final is both a closed and open book exam. During the closed book part you can have a pencil, pen and eraser. During
More informationCHAPTER-5 DESIGN OF DIRECT TORQUE CONTROLLED INDUCTION MOTOR DRIVE
113 CHAPTER-5 DESIGN OF DIRECT TORQUE CONTROLLED INDUCTION MOTOR DRIVE 5.1 INTRODUCTION This chapter describes hardware design and implementation of direct torque controlled induction motor drive with
More informationEECS 473. Review etc.
EECS 473 Review etc. Nice job folks Projects went well. Last groups demoed on Sunday. Due date issues Assignment 2 and the Final Report are both due today. There was some communication issues with due
More informationA novel sensing algorithm for Spin-Transfer-Torque magnetic RAM (STT-MRAM) by utilizing dynamic reference
A novel sensing algorithm for Spin-Transfer-Torque magnetic RAM (STT-MRAM) by utilizing dynamic reference Yong-Sik Park, Gyu-Hyun Kil, and Yun-Heub Song a) Department of Electronics and Computer Engineering,
More informationDigital Sampling. This Lecture. Engr325 Instrumentation. Dr Curtis Nelson. Digital sampling Sample rate. Bit depth. Other terms. Types of conversion.
Digital Sampling Engr325 Instrumentation Dr Curtis Nelson Digital sampling Sample rate. Bit depth. Other terms. Types of conversion. This Lecture 1 Data Acquisition and Control Computers are nearly always
More informationDesign IV. E232 Fall 07
Design IV Fall 07 Class 7 Bruce McNair bmcnair@stevens.edu 7-1/27 Example Low-Pass Filter Design (like HW2 Problem 3.18) A(f) db f Cutoff (corner) frequency 7-2/27 Transmission Systems Analog signal transmission
More informationAXYS IndustryAmp PB-800
AXYS IndustryAmp PB-800 Datasheet by Geert de Vries IndustryAmp PB-800 datasheet User s Notice: No part of this document including the software described in it may be reproduced, transmitted, transcribed,
More informationLow Power, Area Efficient FinFET Circuit Design
Low Power, Area Efficient FinFET Circuit Design Michael C. Wang, Princeton University Abstract FinFET, which is a double-gate field effect transistor (DGFET), is more versatile than traditional single-gate
More informationDigital Applications (CETT 1415) Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405
Digital Applications () Credit: 4 semester credit hours (3 hours lecture, 4 hours lab) Prerequisite: CETT 1403 & CETT 1405 Course Description This course covers digital techniques and numbering systems,
More informationMotor Control using NXP s LPC2900
Motor Control using NXP s LPC2900 Agenda LPC2900 Overview and Development tools Control of BLDC Motors using the LPC2900 CPU Load of BLDCM and PMSM Enhancing performance LPC2900 Demo BLDC motor 2 LPC2900
More informationIn pursuit of high-density storage class memory
Edition October 2017 Semiconductor technology & processing In pursuit of high-density storage class memory A novel thermally stable GeSe-based selector paves the way to storage class memory applications.
More informationAdvantages of Analog Representation. Varies continuously, like the property being measured. Represents continuous values. See Figure 12.
Analog Signals Signals that vary continuously throughout a defined range. Representative of many physical quantities, such as temperature and velocity. Usually a voltage or current level. Digital Signals
More informationProblem Point Value Your score Topic 1 28 Filter Analysis 2 24 Filter Implementation 3 24 Filter Design 4 24 Potpourri Total 100
The University of Texas at Austin Dept. of Electrical and Computer Engineering Midterm #1 Date: March 8, 2013 Course: EE 445S Evans Name: Last, First The exam is scheduled to last 50 minutes. Open books
More informationLecture 12 Memory Circuits. Memory Architecture: Decoders. Semiconductor Memory Classification. Array-Structured Memory Architecture RWM NVRWM ROM
Semiconductor Memory Classification Lecture 12 Memory Circuits RWM NVRWM ROM Peter Cheung Department of Electrical & Electronic Engineering Imperial College London Reading: Weste Ch 8.3.1-8.3.2, Rabaey
More informationEE251: Tuesday October 10
EE251: Tuesday October 10 Analog to Digital Conversion Text Chapter 20 through section 20.2 TM4C Data Sheet Chapter 13 Lab #5 Writeup Lab Practical #1 this week Homework #4 is due on Thursday at 4:30 p.m.
More informationYou CAN Do Digital Filtering with an MCU!
You CAN Do Digital Filtering with an MCU! Kevin P King - Senior Staff Application Engineer Class ID: CC13B Renesas Electronics America Inc. Kevin P King Senior Staff Application Engineer RX DSP Library
More informationSoftware Radio, GNU Radio, and the USRP Product Family
Software Radio, GNU Radio, and the USRP Product Family Open Hardware for Software Radio Matt Ettus, matt@ettus.com Software Radio Simple, general-purpose hardware Do as much as possible in software Everyone's
More informationRANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM
RANA: Towards Efficient Neural Acceleration with Refresh-Optimized Embedded DRAM Fengbin Tu, Weiwei Wu, Shouyi Yin, Leibo Liu, Shaojun Wei Institute of Microelectronics Tsinghua University The 45th International
More informationREAL TIME DIGITAL SIGNAL PROCESSING. Introduction
REAL TIME DIGITAL SIGNAL Introduction Why Digital? A brief comparison with analog. PROCESSING Seminario de Electrónica: Sistemas Embebidos Advantages The BIG picture Flexibility. Easily modifiable and
More informationAnalog-to-Digital i Converters
CSE 577 Spring 2011 Analog-to-Digital i Converters Jaehyun Lim, Kyusun Choi Department t of Computer Science and Engineering i The Pennsylvania State University ADC Glossary DNL (differential nonlinearity)
More informationLecture Introduction
Lecture 1 6.012 Introduction 1. Overview of 6.012 Outline 2. Key conclusions of 6.012 Reading Assignment: Howe and Sodini, Chapter 1 6.012 Electronic Devices and Circuits-Fall 200 Lecture 1 1 Overview
More informationDigital Integrated CircuitDesign
Digital Integrated CircuitDesign Lecture 13 Building Blocks (Multipliers) Register Adder Shift Register Adib Abrishamifar EE Department IUST Acknowledgement This lecture note has been summarized and categorized
More informationLow Power Microphone Acquisition and Processing for Always-on Applications Based on Microcontrollers
Low Power Microphone Acquisition and Processing for Always-on Applications Based on Microcontrollers Architecture I: standalone µc Microphone Microcontroller User Output Microcontroller used to implement
More informationEE445L Fall 2015 Final Version B Page 1 of 7
EE445L Fall 2015 Final Version B Page 1 of 7 Jonathan W. Valvano First: Last: This is the closed book section. You must put your answers in the boxes. When you are done, you turn in the closed-book part
More informationEE 330 Lecture 44. Digital Circuits. Dynamic Logic Circuits. Course Evaluation Reminder - All Electronic
EE 330 Lecture 44 Digital Circuits Dynamic Logic Circuits Course Evaluation Reminder - All Electronic Digital Building Blocks Shift Registers Sequential Logic Shift Registers (stack) Array Logic Memory
More informationIntroduction (concepts and definitions)
Objectives: Introduction (digital system design concepts and definitions). Advantages and drawbacks of digital techniques compared with analog. Digital Abstraction. Synchronous and Asynchronous Systems.
More informationFigures from Embedded System Design: A Unified Hardware/Software Introduction, Frank Vahid and Tony Givargis, New York, John Wiley, 2002
Figures from Embedded System Design: A Unified Hardware/Software Introduction, Frank Vahid and Tony Givargis, New York, John Wiley, 2002 Data processing flow to implement basic JPEG coding in a simple
More informationSolution to Homework 5
Solution to Homework 5 Problem 1. a- Since (1) (2) Given B=14, =0.2%, we get So INL is the constraint on yield. To meet INL
More information(a) General requirements. This course is recommended for students in Grades Recommended prerequisite: Principles of Information Technology.
130.273. Computer Maintenance (One to Two Credits). (a) General requirements. This course is recommended for students in Grades 10-12. Recommended prerequisite: Principles of Information Technology. (b)
More informationCOMET DISTRIBUTED ELEVATOR CONTROLLER CASE STUDY
COMET DISTRIBUTED ELEVATOR CONTROLLER CASE STUDY System Description: The distributed system has multiple nodes interconnected via LAN and all communications between nodes are via loosely coupled message
More informationCopyright The McGraw-Hill Companies, Inc. Permission required for reproduction or display. Computing Layers
Chapter 3 Digital Logic Structures Original slides from Gregory Byrd, North Carolina State University Modified by Chris Wilcox, Sanjay Rajopadhye Colorado State University Computing Layers Problems Algorithms
More informationDatorstödd Elektronikkonstruktion
Datorstödd Elektronikkonstruktion [Computer Aided Design of Electronics] Zebo Peng, Petru Eles and Gert Jervan Embedded Systems Laboratory IDA, Linköping University http://www.ida.liu.se/~tdts80/~tdts80
More informationDigital Design Laboratory Lecture 7. A/D and D/A
ECE 280 / CSE 280 Digital Design Laboratory Lecture 7 A/D and D/A Analog/Digital Conversion A/D conversion is the process of sampling a continuous signal Two significant implications 1. The information
More informationVLSI System Testing. Outline
ECE 538 VLSI System Testing Krish Chakrabarty System-on-Chip (SOC) Testing ECE 538 Krish Chakrabarty 1 Outline Motivation for modular testing of SOCs Wrapper design IEEE 1500 Standard Optimization Test
More informationIndexed Color. A browser may support only a certain number of specific colors, creating a palette from which to choose
Indexed Color A browser may support only a certain number of specific colors, creating a palette from which to choose Figure 3.11 The Netscape color palette 1 QUIZ How many bits are needed to represent
More informationARCHIVES: Benchmarking Single-Point Performance on National Instruments Real-Time Hardware
ARCHIVES: Benchmarking Single-Point Performance on National Instruments Real-Time This document is the archives for past benchmarking data found either in error or in using new and different targets. You
More informationA High Definition Motion JPEG Encoder Based on Epuma Platform
Available online at www.sciencedirect.com Procedia Engineering 29 (2012) 2371 2375 2012 International Workshop on Information and Electronics Engineering (IWIEE) A High Definition Motion JPEG Encoder Based
More informationReal time digital audio processing with Arduino
Real time digital audio processing with Arduino André J. Bianchi ajb@ime.usp.br Marcelo Queiroz mqz@ime.usp.br Departament of Computer Science Institute of Mathematics and Statistics University of São
More informationSigmaDSP processors for audio signal processing
SigmaDSP processors for audio signal processing Miloš Ježek, Jozef Puttera, Roman Berešík Armed Forces Academy of gen. M. R. Štefánik, Department of Electronics, Demänová 393, 03106 Liptovský Mikuláš 6,
More informationCOMPUTER ARCHITECTURE AND ORGANIZATION
DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING COMPUTER ARCHITECTURE AND ORGANIZATION (CSE18R174) LAB MANUAL Name of the Student:..... Register No Class Year/Sem/Class :. :. :... 1 This page is left intentionally
More informationSampling and Reconstruction of Analog Signals
Sampling and Reconstruction of Analog Signals Chapter Intended Learning Outcomes: (i) Ability to convert an analog signal to a discrete-time sequence via sampling (ii) Ability to construct an analog signal
More information18nm FinFET. Lecture 30. Perspectives. Administrivia. Power Density. Power will be a problem. Transistor Count
18nm FinFET Double-gate structure + raised source/drain Lecture 30 Perspectives Gate Silicon Fin Source BOX Gate X. Huang, et al, 1999 IEDM, p.67~70 Drain Si fin - Body! I d [ua/um] 400-1.50 V 350 300-1.25
More informationApplication - Power Factor Correction (PFC) with XMC TM. XMC microcontrollers July 2016
Application - Power Factor Correction (PFC) with XMC TM XMC microcontrollers July 2016 Agenda 1 Key features 2 Specification 3 System block diagram 4 Software overview 5 Highlight MCU features 6 CCM PFC
More informationMicroprocessor & Interfacing Lecture Programmable Interval Timer
Microprocessor & Interfacing Lecture 30 8254 Programmable Interval Timer P A R U L B A N S A L A S S T P R O F E S S O R E C S D E P A R T M E N T D R O N A C H A R Y A C O L L E G E O F E N G I N E E
More informationDigital Integrated Circuits Perspectives. Administrivia
Lecture 30 Perspectives Administrivia Final on Friday December 14, 2001 8 am Location: 180 Tan Hall Topics all what was covered in class. Review Session - TBA Lab and hw scores to be posted on the web
More informationDigital Logic Circuits
Digital Logic Circuits Lecture 5 Section 2.4 Robb T. Koether Hampden-Sydney College Wed, Jan 23, 2013 Robb T. Koether (Hampden-Sydney College) Digital Logic Circuits Wed, Jan 23, 2013 1 / 25 1 Logic Gates
More informationIn Search of the Next Memory
In Search of the Next Memory Roberto Gastaldi Giovanni Campardo Editors In Search of the Next Memory Inside the Circuitry from the Oldest to the Emerging Non-Volatile Memories 123 Editors Roberto Gastaldi
More informationOpportunities and Challenges in Ultra Low Voltage CMOS. Rajeevan Amirtharajah University of California, Davis
Opportunities and Challenges in Ultra Low Voltage CMOS Rajeevan Amirtharajah University of California, Davis Opportunities for Ultra Low Voltage Battery Operated and Mobile Systems Wireless sensors RFID
More informationEnhancing FPGA-based Systems with Programmable Oscillators
Enhancing FPGA-based Systems with Programmable Oscillators Jehangir Parvereshi, jparvereshi@sitime.com Sassan Tabatabaei, stabatabaei@sitime.com SiTime Corporation www.sitime.com 990 Almanor Ave., Sunnyvale,
More informationAPPLICATION NOTE. AT11009: Migration from ATxmega64D3/128D3/192D3/256D3 Revision E to Revision I. Introduction. Features.
APPLICATION NOTE AT11009: Migration from ATxmega64D3/128D3/192D3/256D3 Revision E to Revision I Atmel AVR XMEGA Introduction This application note lists out the differences and changes between Revision
More informationA DPLL-based per Core Variable Frequency Clock Generator for an Eight-Core POWER7 Microprocessor
A DPLL-based per Core Variable Frequency Clock Generator for an Eight-Core POWER7 Microprocessor José Tierno 1, A. Rylyakov 1, D. Friedman 1, A. Chen 2, A. Ciesla 2, T. Diemoz 2, G. English 2, D. Hui 2,
More informationSTANDARD CELL LIBRARIES FOR ALWAYS-ON POWER DOMAIN
STANDARD CELL LIBRARIES FOR ALWAYS-ON POWER DOMAIN Introduction Standard-cell library offering is usually divided in three categories: 6/7-track library for cost driven requirements, 8/9-track library
More information